DAQ

6023E/6024E/6025E
User Manual

Multifunction I/O Devices for PCI, PXI™, CompactPCI, and PCMCIA Bus Computers
Important Information

Warranty
The DAQCard-6024E, PCI-6023E, PCI-6024E, PCI-6025E, and PXI-6025E devices are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to this document without prior notice to holders of this document. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER’S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THEREFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. THIS LIMITATION OF THE LIABILITY OF NATIONAL INSTRUMENTS WILL APPLY REGARDLESS OF THE FORM OF ACTION, WHETHER IN CONTRACT OR TORT, INCLUDING NEGLIGENCE. ANY ACTION AGAINST NATIONAL INSTRUMENTS MUST BE BROUGHT WITHIN ONE YEAR AFTER THE CAUSE OF ACTION ACCUMES. NATIONAL INSTRUMENTS SHALL NOT BE LIABLE FOR ANY DELAY IN PERFORMANCE DUE TO CAUSES BEYOND ITS REASONABLE CONTROL. THE WARRANTY PROVIDED HEREIN DOES NOT COVER DAMAGES, DEFECTS, MALFUNCTIONS, OR SERVICE FAILURES CAUSED BY OWNER’S FAILURE TO FOLLOW THE NATIONAL INSTRUMENTS INSTALLATION, OPERATION, OR MAINTENANCE INSTRUCTIONS; OWNER’S MODIFICATION OF THE PRODUCT; OWNER’S ABUSE, MISUSE, OR NEGLECT OF THE PRODUCT; OR POWER FAILURE OR SURGES, FIRE, FLOOD, ACCIDENT, ACTIONS OF THIRD PARTIES, OR OTHER EVENTS OUTSIDE REASONABLE CONTROL.

Copyright
Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks
CVI™, DAQ-STC™, LabVIEW™, Measurement Studio™, MITE™, National Instruments™, ni.com™, NI-DAQ™, NI-PGIA™, PXI™, RTSi™, SCXI™, and VirtualBench™ are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS
(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS Whose FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE, FITNESS, FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATION DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED “SYSTEM FAILURES”). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND IMPERFS FROM NATIONAL INSTRUMENTS’ TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.
## Contents

### About This Manual
- Conventions Used in This Manual ................................................................. xi
- Related Documentation .................................................................................. xii

### Chapter 1
**Introduction**
- Features of the 6023E, 6024E, and 6025E ....................................................... 1-1
- Using PXI with CompactPCI ........................................................................ 1-2
- What You Need to Get Started ..................................................................... 1-2
- Software Programming Choices ............................................................... 1-3
  - National Instruments Application Software .............................................. 1-3
  - NI-DAQ Driver Software ........................................................................ 1-4
- Optional Equipment ..................................................................................... 1-5

### Chapter 2
**Installation and Configuration**
- Software Installation .................................................................................. 2-1
- Unpacking ..................................................................................................... 2-1
- Hardware Installation ................................................................................... 2-2
- Hardware Configuration .............................................................................. 2-3

### Chapter 3
**Hardware Overview**
- Analog Input .............................................................................................. 3-2
  - Input Mode ............................................................................................. 3-2
  - Input Range .......................................................................................... 3-3
  - Dithering ............................................................................................... 3-4
  - Multichannel Scanning Considerations .................................................. 3-5
- Analog Output ............................................................................................ 3-6
  - Analog Output Glitch ............................................................................ 3-6
- Digital I/O .................................................................................................. 3-7
- Timing Signal Routing ................................................................................ 3-7
  - Programmable Function Inputs ............................................................. 3-8
  - Device and RTSI Clocks ......................................................................... 3-9
  - RTSI Triggers ....................................................................................... 3-9
Chapter 4
Signal Connections

I/O Connector ................................................................................................................ 4-1
Analog Input Signal Overview ...................................................................................... 4-8
Types of Signal Sources .............................................................................................. 4-8
Floating Signal Sources ............................................................................................... 4-9
Ground-Referenced Signal Sources ............................................................................ 4-9
Analog Input Modes ...................................................................................................... 4-9
Analog Input Signal Connections ............................................................................... 4-11
Differential Connection Considerations (DIFF Input Configuration) ....................... 4-13
Differential Connections for Ground-Referenced Signal Sources ......................... 4-14
Differential Connections for Nonreferred or Floating Signal Sources ................. 4-15
Single-Ended Connection Considerations .................................................................... 4-17
Single-Ended Connections for Floating Signal Sources (RSE Configuration) ......... 4-18
Single-Ended Connections for Grounded Signal Sources (NRSE Configuration) ....... 4-18
Common-Mode Signal Rejection Considerations ......................................................... 4-19
Analog Output Signal Connections .............................................................................. 4-19
Digital I/O Signal Connections .................................................................................... 4-20
All Devices ...................................................................................................................... 4-20
Programmable Peripheral Interface (PPI) ..................................................................... 4-22
Port C Pin Assignments ............................................................................................... 4-23
Power-up State .............................................................................................................. 4-24
Changing DIO Power-up State to Pulled Low ............................................................... 4-24
Timing Specifications .................................................................................................... 4-25
Mode 1 Input Timing .................................................................................................... 4-27
Mode 1 Output Timing ................................................................................................. 4-28
Mode 2 Bidirectional Timing ....................................................................................... 4-29
Power Connections ..................................................................................................... 4-30
Timing Connections ..................................................................................................... 4-30
Programmable Function Input Connections ............................................................... 4-31
DAQ Timing Connections ............................................................................................ 4-32
SCANCLK Signal ........................................................................................................... 4-33
EXTSTROBE* Signal ................................................................................................... 4-33
TRIG1 Signal .................................................................................................................. 4-34
TRIG2 Signal ................................................................................................................ 4-35
STARTSCAN Signal ................................................................................................... 4-36
CONVERT* Signal ....................................................................................................... 4-38
AIGATE Signal .............................................................................................................. 4-39
SISOURCE Signal ........................................................................................................ 4-40
Chapter 5
Calibration

Loading Calibration Constants .......................................................... 5-1
Self-Calibration .................................................................................. 5-2
External Calibration ........................................................................... 5-2
Other Considerations ........................................................................ 5-3

Appendix A
Specifications

Appendix B
Custom Cabling and Optional Connectors

Appendix C
Common Questions

Appendix D
Technical Support Resources

Glossary

Index
Figures

Figure 1-1. The Relationship Between the Programming Environment, NI-DAQ, and Your Hardware ............................................................... 1-5

Figure 3-1. PCI-6023E, PCI-6024E, PCI-6025E, and PXI-6025E Block Diagram ................................................................. 3-1

Figure 3-2. DAQCard-6024E Block Diagram ...................................................................................... 3-1

Figure 3-3. Dithering ............................................................................................... 3-2

Figure 3-4. CONVERT* Signal Routing............................................................................. 3-5

Figure 3-5. PCI RTSI Bus Signal Connection ...................................................................................... 3-8

Figure 3-6. PXI RTSI Bus Signal Connection ...................................................................................... 3-10

Figure 4-1. I/O Connector Pin Assignment for the 6023E/6024E ......................................................... 4-2

Figure 4-2. I/O Connector Pin Assignment for the 6025E ...................................................................................... 4-3

Figure 4-3. Programmable Gain Instrumentation Amplifier (PGIA) ......................................................... 4-10

Figure 4-4. Summary of Analog Input Connections ...................................................................................... 4-12

Figure 4-5. Differential Input Connections for Ground-Referenced Signals ......................................................... 4-14

Figure 4-6. Differential Input Connections for Nonreferenced Signals ......................................................... 4-15

Figure 4-7. Single-Ended Input Connections for Nonreferenced or Floating Signals ......................................................... 4-18

Figure 4-8. Single-Ended Input Connections for Ground-Referenced Signals ......................................................... 4-19

Figure 4-9. Analog Output Connections ...................................................................................... 4-20

Figure 4-10. Digital I/O Connections ...................................................................................... 4-21

Figure 4-11. Digital I/O Connections Block Diagram ...................................................................................... 4-22

Figure 4-12. DIO Channel Configured for High DIO Power-up State with External Load ...................................................................................... 4-24

Figure 4-13. Timing Specifications for Mode 1 Input Transfer ...................................................................................... 4-27

Figure 4-14. Timing Specifications for Mode 1 Output Transfer ...................................................................................... 4-28

Figure 4-15. Timing Specifications for Mode 2 Bidirectional Transfer ...................................................................................... 4-29

Figure 4-16. Timing I/O Connections ...................................................................................... 4-31

Figure 4-17. Typical Posttriggered Acquisition ...................................................................................... 4-32

Figure 4-18. Typical Pretriggered Acquisition ...................................................................................... 4-33

Figure 4-19. SCANCLK Signal Timing ...................................................................................... 4-33

Figure 4-20. EXTSTROBE* Signal Timing ...................................................................................... 4-34

Figure 4-21. TRIG1 Input Signal Timing ...................................................................................... 4-34

Figure 4-22. TRIG1 Output Signal Timing ...................................................................................... 4-35

Figure 4-23. TRIG2 Input Signal Timing ...................................................................................... 4-36

Figure 4-24. TRIG2 Output Signal Timing ...................................................................................... 4-36

Figure 4-25. STARTSCAN Input Signal Timing ...................................................................................... 4-37

Figure 4-26. STARTSCAN Output Signal Timing ...................................................................................... 4-37

Figure 4-27. CONVERT* Input Signal Timing ...................................................................................... 4-38

Figure 4-28. CONVERT* Output Signal Timing ...................................................................................... 4-39

Figure 4-29. SISOURCE Signal Timing ...................................................................................... 4-40
Figure 4-30. WFTRIG Input Signal Timing .............................................................. 4-41
Figure 4-31. WFTRIG Output Signal Timing ........................................................... 4-41
Figure 4-32. UPDATE* Input Signal Timing ......................................................... 4-42
Figure 4-33. UPDATE* Output Signal Timing ....................................................... 4-42
Figure 4-34. UISOURCE Signal Timing ................................................................. 4-43
Figure 4-35. GPCTR0_SOURCE Signal Timing ...................................................... 4-44
Figure 4-36. GPCTR0_GATE Signal Timing in Edge-Detection Mode ................... 4-45
Figure 4-37. GPCTR0_OUT Signal Timing ............................................................. 4-45
Figure 4-38. GPCTR1_SOURCE Signal Timing ...................................................... 4-46
Figure 4-39. GPCTR1_GATE Signal Timing in Edge-Detection Mode ................... 4-47
Figure 4-40. GPCTR1_OUT Signal Timing ............................................................ 4-47
Figure 4-41. GPCTR Timing Summary .................................................................. 4-48

Figure B-1. 68-Pin E Series Connector Pin Assignments .................................... B-3
Figure B-2. 68-Pin Extended Digital Input Connector Pin Assignments ............... B-4
Figure B-3. 50-Pin E Series Connector Pin Assignments ..................................... B-5
Figure B-4. 50-Pin Extended Digital Input Connector Pin Assignments ............... B-6

Tables

Table 3-1. Available Input Configurations ............................................................ 3-3
Table 3-2. Measurement Precision ................................................................. 3-3
Table 3-3. Pins Used by PXI E Series Device .................................................. 3-11

Table 4-1. I/O Connector Details ........................................................................ 4-1
Table 4-2. I/O Connector Signal Descriptions .................................................. 4-4
Table 4-3. I/O Signal Summary ................................................................. 4-7
Table 4-4. Port C Signal Assignments ............................................................ 4-23
Table 4-5. Signal Names Used in Timing Diagrams ........................................... 4-25
About This Manual

The 6023, 6024, and 6025 E Series boards are high-performance multifunction analog, digital, and timing I/O boards for PCI, PXI, PCMCIA, and CompactPCI bus computers. Supported functions include analog input, analog output, digital I/O, and timing I/O.

This manual describes the electrical and mechanical aspects of the PCI-6023E, PCI-6024E, DAQCard-6024E, PCI-6025E, and PXI-6025E boards from the E Series product line and contains information concerning their operation and programming.

Conventions Used in This Manual

The following conventions are used in this manual:

<> Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example, DBIO<3..0>.

♦ The ♦ symbol indicates that the text following it applies only to a specific product, a specific operating system, or a specific software version.

This icon denotes a note, which alerts you to important information.

This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash.

Bold text denotes items that you must select or click on in the software, such as menu items and dialog box options. Bold text also denotes parameter names.

CompactPCI CompactPCI refers to the core specification defined by the PCI Industrial Computer Manufacturer’s Group (PICMG).

Italic text denotes variables, emphasis, a cross reference, or an introduction to a key concept. This font also denotes text that is a placeholder for a word or value that you must supply.

Monospace font denotes text or characters that you should enter from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories,
About This Manual

programs, subprograms, subroutines, device names, functions, operations, variables, filenames and extensions, and code excerpts.

NI-DAQ
NI-DAQ refers to the NI-DAQ driver software for PC compatible computers unless otherwise noted.

PXI
PXI stands for PCI eXtensions for Instrumentation. PXI is an open specification that builds off the CompactPCI specification by adding instrumentation-specific features.

Related Documentation

The following documents contain information you may find helpful:

- National Instruments Application Note 025, Field Wiring and Noise Considerations for Analog Signals
- PCI Local Bus Specification Revision 2.2
- PICMG CompactPCI 2.0 R2.1
- PXI Specification Revision 2.0
- PC Card (PCMCIA) 7.1 Standard
Introduction

This chapter describes the 6023E, 6024E, and 6025E devices, lists what you need to get started, gives unpacking instructions, and describes the optional software and equipment.

Features of the 6023E, 6024E, and 6025E

The 6025E features 16 channels (eight differential) of analog input, two channels of analog output, a 100-pin connector, and 32 lines of digital I/O. The 6024E features 16 channels of analog input, two channels of analog output, a 68-pin connector and eight lines of digital I/O. The 6023E is identical to the 6024E, except that it does not have analog output channels.

These devices use the National Instruments DAQ-STC system timing controller for time-related functions. The DAQ-STC consists of three timing groups that control analog input, analog output, and general-purpose counter/timer functions. These groups include a total of seven 24-bit and three 16-bit counters and a maximum timing resolution of 50 ns. The DAQ-STC makes possible such applications as buffered pulse generation, equivalent time sampling, and seamless changing of the sampling rate.

- PCI-6023E, PCI-6024E, PCI-6025E, and PXI-6025E only

With many DAQ devices, you cannot easily synchronize several measurement functions to a common trigger or timing event. These devices have the Real-Time System Integration (RTSI) bus to solve this problem. In a PCI system, the RTSI bus consists of the National Instruments RTSI bus interface and a ribbon cable to route timing and trigger signals between several functions on as many as five DAQ devices in your computer. In a PXI system, the RTSI bus consists of the National Instruments RTSI bus interface and the PXI trigger signals on the PXI backplane to route timing and trigger signals between several functions on as many as seven DAQ devices in your system.
These devices can interface to an SCXI system—the instrumentation front end for plug-in DAQ devices—so that you can acquire analog signals from thermocouples, RTDs, strain gauges, voltage sources, and current sources. You can also acquire or generate digital signals for communication and control.

### Using PXI with CompactPCI

Using PXI compatible products with standard CompactPCI products is an important feature provided by *PXI Specification, Revision 1.0*. If you use a PXI compatible plug-in card in a standard CompactPCI chassis, you cannot use PXI-specific functions, but you can still use the basic plug-in card functions. For example, the RTSI bus on your PXI E Series device is available in a PXI chassis, but not in a CompactPCI chassis.

The CompactPCI specification permits vendors to develop sub-buses that coexist with the basic PCI interface on the CompactPCI bus. Compatible operation is not guaranteed between CompactPCI devices with different sub-buses nor between CompactPCI devices with sub-buses and PXI. The standard implementation for CompactPCI does not include these sub-buses. Your PXI E Series device works in any standard CompactPCI chassis adhering to *PICMG CompactPCI 2.0 R2.1* core specification.

PXI specific features are implemented on the J2 connector of the CompactPCI bus. Table 3-3, *Pins Used by PXI E Series Device*, lists the J2 pins used by your PXI E Series device. Your PXI device is compatible with any Compact PCI chassis with a sub-bus that does not drive these lines. Even if the sub-bus is capable of driving these lines, the PXI device is still compatible as long as those pins on the sub-bus are disabled by default and not ever enabled. Damage can result if these lines are driven by the sub-bus.

### What You Need to Get Started

To set up and use your device, you need the following:

- One of the following devices:
  - PCI-6023E
  - PCI-6024E
  - PCI-6025E
  - PXI-6025E
  - DAQCard-6024E
Chapter 1 Introduction

- 6023E/6024E/6025E User Manual
- One of the following software packages and documentation:
  - LabVIEW for Windows
  - Measurement Studio
  - VirtualBench
- NI-DAQ for PC Compatibles
- Your computer equipped with one of the following:
  - PCI bus for a PCI device
  - PXI or CompactPCI chassis and controller for a PXI device
  - Type II PCMCIA slot for a DAQCard device

Note Read Chapter 2, Installation and Configuration, before installing your device. Always install your software before installing your device.

Software Programming Choices

When programming your National Instruments DAQ and SCXI hardware, you can use National Instruments application software or another application development environment (ADE). In either case, you use NI-DAQ.

National Instruments Application Software

LabVIEW features interactive graphics, a state-of-the-art user interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of virtual instruments for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW. The LabVIEW Data Acquisition VI Library is functionally equivalent to NI-DAQ software.

Measurement Studio, which includes LabWindows/CVI, tools for Visual C++, and tools for Visual Basic, is a development suite that allows you to use ANSI C, Visual C++, and Visual Basic to design your test and measurement software. For C developers, Measurement Studio includes LabWindows/CVI, a fully integrated ANSI C application development environment that features interactive graphics and the LabWindows/CVI Data Acquisition and Easy I/O libraries. For Visual Basic developers, Measurement Studio features a set of ActiveX controls for using National Instruments DAQ hardware. These ActiveX controls provide a high-level
programming interface for building virtual instruments. For Visual C++ developers, Measurement Studio offers a set of Visual C++ classes and tools to integrate those classes into Visual C++ applications. The libraries, ActiveX controls, and classes are available with Measurement Studio and the NI-DAQ software.

VirtualBench features virtual instruments that combine DAQ products, software, and your computer to create a stand-alone instrument with the added benefit of the processing, display, and storage capabilities of your computer. VirtualBench instruments load and save waveform data to disk in the same forms that can be used in popular spreadsheet programs and word processors.

Using LabVIEW, Measurement Studio, or VirtualBench software greatly reduces the development time for your data acquisition and control application.

**NI-DAQ Driver Software**

The NI-DAQ driver software shipped with your 6023E/6024E/6025E is compatible with your device. It has an extensive library of functions that you can call from your application programming environment. These functions allow you to use all features of your 6023E/6024E/6025E.

NI-DAQ addresses many of the complex issues between the computer and the DAQ hardware such as programming interrupts. NI-DAQ maintains a consistent software interface among its different versions so that you can change platforms with minimal modifications to your code. Whether you are using LabVIEW, Measurement Studio, or other programming languages, your application uses the NI-DAQ driver software, as illustrated in Figure 1-1.
To download a free copy of the most recent version of NI-DAQ, click Download Software at ni.com.

Optional Equipment

National Instruments offers a variety of products to use with your device, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies, shielded and ribbon
- Connector blocks, shielded and unshielded screw terminals
- RTSI bus cables
- SCXI modules and accessories for isolating, amplifying, exciting, and multiplexing signals for relays and analog output. With SCXI you can condition and acquire up to 3,072 channels.
- Low channel count signal conditioning modules, devices, and accessories, including conditioning for strain gauges and RTDs, simultaneous sample and hold, and relays
For more information about these products, refer to the National Instruments catalogue or web site or call the office nearest you.
2

Installation and Configuration

This chapter explains how to install and configure your 6023E, 6024E, or 6025E device.

Software Installation

Install your software before installing your device.

If you are using LabVIEW, LabWindows/CVI, ComponentWorks, or VirtualBench, install this software before installing the NI-DAQ driver software. Refer to the software release notes of your software for installation instructions.

If you are using NI-DAQ, refer to your NI-DAQ release notes. Find the installation section for your operating system and follow the instructions given there.

Unpacking

Your device is shipped in an antistatic package to prevent electrostatic damage to the device. Electrostatic discharge can damage several components on the device. To avoid such damage in handling the device, take the following precautions:

- Ground yourself by using a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of your computer chassis before removing the device from the package.
- Remove the device from the package and inspect the device for loose components or any other sign of damage. Notify National Instruments if the device appears damaged in any way. Do not install a damaged device into your computer.

Never touch the exposed pins of connectors.
Hardware Installation

After installing your software, you are ready to install your hardware. Your device will fit in any available slot in your computer. However, to achieve best noise performance, leave as much room as possible between your device and other devices. The following are general installation instructions. Consult your computer user manual or technical reference manual for specific instructions and warnings.

♦ PCI device installation
1. Turn off and unplug your computer.
2. Remove the top cover of your computer.
3. Remove the expansion slot cover on the back panel of the computer.
4. Touch any metal part of your computer chassis to discharge any static electricity that might be on your clothes or body.
5. Insert the device into a 5 V PCI slot. Gently rock the device to ease it into place. It may be a tight fit, but do not force the device into place.
6. Screw the mounting bracket of the device to the back panel rail of the computer.
7. Visually verify the installation.
8. Replace the top cover of your computer.
9. Plug in and turn on your computer.

♦ PCMCIA card installation
Insert the DAQCard into any available Type II PCMCIA slot until the connector is seated firmly. Insert the card face-up. It is keyed so that you can only insert it one way.

♦ PXI device installation
1. Turn off and unplug your computer.
2. Choose an unused PXI slot in your system. For maximum performance, the device has an onboard DMA controller that you can only use if the device is installed in a slot that supports bus arbitration, or bus master cards. National Instruments recommends installing the device in such a slot. The PXI specification requires all slots to support bus master cards, but the CompactPCI specification does not. If you install in a CompactPCI non-master slot, you must disable the onboard DMA controller of the device using software.
3. Remove the filler panel for the slot you have chosen.
4. Touch any metal part of your computer chassis to discharge any static electricity that might be on your clothes or body.

5. Insert the device into a 5 V PXI slot. Use the injector/ejector handle to fully insert the device into the chassis.

6. Screw the front panel of the device to the front panel mounting rail of the system.

7. Visually verify the installation.

8. Plug in and turn on your computer.

The device is installed. You are now ready to configure your hardware and software.

**Hardware Configuration**

National Instruments standard architecture for data acquisition and standard bus specifications, makes these devices completely software-configurable. You must perform two types of configuration on the devices—bus-related and data acquisition-related configuration.

The PCI devices are fully compatible with the industry-standard *PCI Local Bus Specification Revision 2.2*. The PXI device is fully compatible with the *PXI Specification Revision 2.0*. These specifications let your computer automatically set the device base memory address and interrupt channel without your interaction.

You can modify data acquisition-related configuration settings, such as analog input range and mode, through application-level software. Refer to Chapter 3, *Hardware Overview*, for more information about the various settings available for your device. These settings are changed and configured through software after you install your device. Refer to your software documentation for configuration instructions.
This chapter presents an overview of the hardware functions on your device.

Figure 3-1 shows a block diagram for the PCI-6023E, PCI-6024E, PCI-6025E, and PXI-6025E.
Figure 3-2 shows the block diagram for the DAQCard-6024E.

Figure 3-2. DAQCard-6024E Block Diagram

## Analog Input

The analog input section of each device is software configurable. The following sections describe in detail each of the analog input settings.

### Input Mode

The devices have three different input modes—nonreferenced single-ended (NRSE), referenced single-ended (RSE), and differential (DIFF) input. The single-ended input configurations provide up to 16 channels. The DIFF input configuration provides up to eight channels. Input modes are programmed on a per channel basis for multimode scanning. For example, you can configure the circuitry to scan 12 channels—four DIFF channels and eight RSE channels. Table 3-1 describes the three input configurations.
Chapter 3 Hardware Overview

Table 3-1. Available Input Configurations

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIFF</td>
<td>A channel configured in DIFF mode uses two analog input lines. One line connects to the positive input of the programmable gain instrumentation amplifier (PGIA) of the device, and the other connects to the negative input of the PGIA.</td>
</tr>
<tr>
<td>RSE</td>
<td>A channel configured in RSE mode uses one analog input line, which connects to the positive input of the PGIA. The negative input of the PGIA is internally tied to analog input ground (AIGND).</td>
</tr>
<tr>
<td>NRSE</td>
<td>A channel configured in NRSE mode uses one analog input line, which connects to the positive input of the PGIA. The negative input of the PGIA connects to analog input sense (AISENSE).</td>
</tr>
</tbody>
</table>

For diagrams showing the signal paths of the three configurations, refer to the Analog Input Signal Overview section in Chapter 4, Signal Connections.

Input Range

The devices have a bipolar input range that changes with the programmed gain. You can program each channel with a unique gain of 0.5, 1.0, 10, or 100 to maximize the 12-bit analog-to-digital converter (ADC) resolution. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-2 shows the input range and precision according to the gain used.

Table 3-2. Measurement Precision

<table>
<thead>
<tr>
<th>Gain</th>
<th>Input Range</th>
<th>Precision¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>–10 to +10 V</td>
<td>4.88 mV</td>
</tr>
<tr>
<td>1.0</td>
<td>–5 to +5 V</td>
<td>2.44 mV</td>
</tr>
<tr>
<td>10.0</td>
<td>–500 to +500 mV</td>
<td>244.14 µV</td>
</tr>
<tr>
<td>100.0</td>
<td>–50 to +50 mV</td>
<td>24.41 µV</td>
</tr>
</tbody>
</table>

¹ The value of 1 LSB of the 12-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 12-bit count.

Note: See Appendix A, Specifications, for absolute maximum ratings.
Dithering

When you enable dithering, you add approximately 0.5 LSBS of white Gaussian noise to the signal to be converted by the ADC. This addition is useful for applications involving averaging to increase the resolution of your device, as in calibration or spectral analysis. In such applications, noise modulation is decreased and differential linearity is improved by the addition of dithering. When taking DC measurements, such as when checking the device calibration, enable dithering and average about 1,000 points to take a single reading. This process removes the effects of quantization and reduces measurement noise, resulting in improved resolution. For high-speed applications not involving averaging or spectral analysis, you may want to disable dithering to reduce noise. Your software enables and disables the dithering circuitry.

Figure 3-3 illustrates the effect of dithering on signal acquisition. Figure 3-3a shows a small (±4 LSB) sine wave acquired with dithering off. The ADC quantization is clearly visible. Figure 3-3b shows what happens when 50 such acquisitions are averaged together; quantization is still plainly visible. In Figure 3-3c, the sine wave is acquired with dithering on. There is a considerable amount of visible noise, but averaging about 50 such acquisitions, as shown in Figure 3-3d, eliminates both the added noise and the effects of quantization. Dithering has the effect of forcing quantization noise to become a zero-mean random variable rather than a deterministic function of the input signal.
Multichannel Scanning Considerations

The devices can scan multiple channels at the same maximum rate as their single-channel rate; however, pay careful attention to the settling times for each of the devices. No extra settling time is necessary between channels as long as the gain is constant and source impedances are low. Refer to Appendix A, Specifications, for a complete listing of settling times for each of the devices.

When scanning among channels at various gains, the settling times can increase. When the PGIA switches to a higher gain, the signal on the previous channel can be well outside the new, smaller range. For instance, suppose a 4 V signal connects to channel 0 and a 1 mV signal connects to channel 1, and suppose the PGIA is programmed to apply a gain of one to channel 0 and a gain of 100 to channel 1. When the multiplexer switches to channel 1 and the PGIA switches to a gain of 100, the new full-scale range is ±50 mV.
The approximately 4 V step from 4 V to 1 mV is 4,000% of the new full-scale range. It can take as long as 100 µs for the circuitry to settle to 1 LSB after such a large transition. In general, this extra settling time is not needed when the PGIA is switching to a lower gain.

Settling times can also increase when scanning high-impedance signals due to a phenomenon called charge injection, where the analog input multiplexer injects a small amount of charge into each signal source when that source is selected. If the impedance of the source is not low enough, the effect of the charge—a voltage error—has not decayed by the time the ADC samples the signal. For this reason, keep source impedances under 1 kΩ to perform high-speed scanning.

Due to the previously described limitations of settling times resulting from these conditions, multiple-channel scanning is not recommended unless sampling rates are low enough or it is necessary to sample several signals as nearly simultaneously as possible. The data is much more accurate and channel-to-channel independent if you acquire data from each channel independently (for example, 100 points from channel 0, then 100 points from channel 1, then 100 points from channel 2, and so on).

### Analog Output

- **6025E and 6024E only**

  These devices supply two channels of analog output voltage at the I/O connector. The bipolar range is fixed at ±10 V. Data written to the digital-to-analog converter (DAC) is interpreted in two’s complement format.

### Analog Output Glitch

In normal operation, a DAC output glitches whenever it is updated with a new value. The glitch energy differs from code to code and appears as distortion in the frequency spectrum.
Digital I/O

The devices contain eight lines of digital I/O (DIO<0..7>) for general-purpose use. You can individually software-configure each line for either input or output. At system startup and reset, the digital I/O ports are all high impedance.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control the general-purpose counters. The up/down control signals are input only and do not affect the operation of the DIO lines.

♦ 6025E only

The 6025E device uses an 82C55A programmable peripheral interface to provide an additional 24 lines of digital I/O that represent three 8-bit ports—PA, PB, PC. You can program each port as an input or output port. The 82C55A has three modes of operation—simple I/O (mode 0), strobed I/O (mode 1), and bidirectional I/O (mode 2). In modes 1 and 2, the three ports are divided into two groups—group A and group B. Each group has eight data bits, plus control and status bits from Port C (PC). Modes 1 and 2 use handshaking signals from the computer to synchronize data transfers. Refer to Chapter 4, Signal Connections, for more detailed information.

Timing Signal Routing

The DAQ-STC chip provides a flexible interface for connecting timing signals to other devices or external circuitry. Your device uses the RTSI bus to interconnect timing signals between devices (PCI and PXI buses only), and the programmable function input (PFI) pins on the I/O connector to connect the device to external circuitry. These connections are designed to enable the device to both control and be controlled by other devices and circuits.

There are a total of 13 timing signals internal to the DAQ-STC that you can control by an external source. You can also control these timing signals by signals generated internally to the DAQ-STC, and these selections are fully software-configurable. Figure 3-4 shows an example of the signal routing multiplexer controlling the CONVERT* signal.
Figure 3-4 shows that CONVERT* can be generated from a number of sources, including the external signals RTSI<0..6> (PCI and PXI buses only) and PFI<0..9> and the internal signals Sample Interval Counter TC and GPCTR0_OUT.

On PCI and PXI devices, many of these timing signals are also available as outputs on the RTSI pins, as indicated in the RTSI Triggers section in this chapter, and on the PFI pins, as indicated in Chapter 4, Signal Connections.

**Programmable Function Inputs**

Ten PFI pins are available on the device connector as PFI<0..9> and connect to the internal signal routing multiplexer of the device for each timing signal. Software can select any one of the PFI pins as the external source for a given timing signal. It is important to note that you can use any of the PFI pins as an input by any of the timing signals and that multiple timing signals can use the same PFI simultaneously. This flexible routing
scheme reduces the need to change physical connections to the I/O connector for different applications.

You can also individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the UPDATE* signal as an output on the I/O connector, software can turn on the output driver for the PF5/UPDATE* pin.

**Device and RTSI Clocks**

- **PCI and PXI buses**

  Many device functions require a frequency timebase to generate the necessary timing signals for controlling A/D conversions, DAC updates, or general-purpose signals at the I/O connector.

  These devices can use either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the device to use the internal timebase, you can also program the device to drive its internal timebase over the RTSI bus to another device that is programmed to receive this timebase signal. This clock source, whether local or from the RTSI bus, is used directly by the device as the primary frequency source. The default configuration at startup is to use the internal timebase without driving the RTSI bus timebase signal. This timebase is software selectable.

- **PXI-6025E**

  The RTSI clock connects to other devices through the PXI trigger bus on the PXI backplane. The RTSI clock signal uses the PXI trigger <7> line for this connection.

**RTSI Triggers**

- **PCI and PXI buses**

  The seven RTSI trigger lines on the RTSI bus provide a very flexible interconnection scheme for any device sharing the RTSI bus. These bidirectional lines can drive any of eight timing signals onto the RTSI bus and can receive any of these timing signals. This signal connection scheme is shown in Figure 3-5 for PCI devices and Figure 3-6 for PXI devices.
Figure 3-5. PCI RTSI Bus Signal Connection
Table 3-3 lists the name and number of pins used by the PXI-6025E.

**Table 3-3. Pins Used by PXI E Series Device**

<table>
<thead>
<tr>
<th>PXI E Series Signal</th>
<th>PXI Pin Name</th>
<th>PXI J2 Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTSI&lt;0..5&gt;</td>
<td>PXI Trigger&lt;0..5&gt;</td>
<td>B16, A16, A17, A18, B18, C18</td>
</tr>
<tr>
<td>RTSI 6</td>
<td>PXI Star</td>
<td>D17</td>
</tr>
<tr>
<td>RTSI Clock</td>
<td>PXI Trigger 7</td>
<td>E16</td>
</tr>
<tr>
<td>Reserved</td>
<td>LBL&lt;0..3&gt;</td>
<td>C20, E20, A19, C19</td>
</tr>
<tr>
<td>Reserved</td>
<td>LBR&lt;0..12&gt;</td>
<td>A21, C21, D21, E21, A20, B20, E15, A3, C3, D3, E3, A2, B2</td>
</tr>
</tbody>
</table>

Refer to the *Timing Connections* section of Chapter 4, *Signal Connections*, for a description of the signals shown in Figures 3-5 and 3-6.
This chapter describes how to make input and output signal connections to your device through the I/O connector. Table 4-1 shows the cables that can be used with the I/O connectors to connect to different accessories.

### Table 4-1. I/O Connector Details

<table>
<thead>
<tr>
<th>Device with I/O Connector</th>
<th>Number of Pins</th>
<th>Cable for Connecting to 100-pin Accessories</th>
<th>Cable for Connecting to 68-pin Accessories</th>
<th>Cable for Connecting to 50-pin Signal Accessories</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI-6023E, PCI-6024E</td>
<td>68</td>
<td>N/A</td>
<td>SH6868 Shielded Cable, R6868 Ribbon Cable</td>
<td>SH6850 Shielded Cable, R6850 Ribbon Cable</td>
</tr>
<tr>
<td>DAQCard-6024E</td>
<td>68</td>
<td>N/A</td>
<td>SHC68-68EP Shielded Cable, RC68-68 Ribbon Cable</td>
<td>68M-50F Adapter when used with the SHC68-68EP or RC68-68</td>
</tr>
<tr>
<td>6025E</td>
<td>100</td>
<td>SH100100 Shielded Cable</td>
<td>SH1006868 Shielded Cable</td>
<td>R1005050 Ribbon Cable</td>
</tr>
</tbody>
</table>

**Caution** Connections that exceed any of the maximum ratings of input or output signals on the devices can damage the device and the computer. Maximum input ratings for each signal are given in the Protection column of Table 4-3. National Instruments is not liable for any damages resulting from such signal connections.

### I/O Connector

Figure 4-1 shows the pin assignments for the 68-pin I/O connector on the PCI-6023E, PCI-6024E, and DAQCard-6024E. Figure 4-2 shows the pin assignments for the 100-pin I/O connector on the PCI-6025E. Refer to Appendix B, Custom Cabling and Optional Connectors, for pin
assignments of the optional 50- and 68-pin connectors. A signal description follows the figures.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACH8</td>
<td>34-68</td>
</tr>
<tr>
<td>ACH1</td>
<td>33-67</td>
</tr>
<tr>
<td>AIGND</td>
<td>32-66</td>
</tr>
<tr>
<td>ACH10</td>
<td>31-65</td>
</tr>
<tr>
<td>ACH3</td>
<td>30-64</td>
</tr>
<tr>
<td>AIGND</td>
<td>29-63</td>
</tr>
<tr>
<td>ACH4</td>
<td>28-62</td>
</tr>
<tr>
<td>AIGND</td>
<td>27-61</td>
</tr>
<tr>
<td>ACH13</td>
<td>26-60</td>
</tr>
<tr>
<td>ACH6</td>
<td>25-59</td>
</tr>
<tr>
<td>AIGND</td>
<td>24-58</td>
</tr>
<tr>
<td>ACH15</td>
<td>23-57</td>
</tr>
<tr>
<td>DAC0OUT</td>
<td>22-56</td>
</tr>
<tr>
<td>DAC1OUT</td>
<td>21-55</td>
</tr>
<tr>
<td>RESERVED</td>
<td>20-54</td>
</tr>
<tr>
<td>DIO4</td>
<td>19-53</td>
</tr>
<tr>
<td>DGNND</td>
<td>18-52</td>
</tr>
<tr>
<td>DIO1</td>
<td>17-51</td>
</tr>
<tr>
<td>DIO6</td>
<td>16-50</td>
</tr>
<tr>
<td>DGNND</td>
<td>15-49</td>
</tr>
<tr>
<td>+5 V</td>
<td>14-48</td>
</tr>
<tr>
<td>DGNND</td>
<td>13-47</td>
</tr>
<tr>
<td>DGND</td>
<td>12-46</td>
</tr>
<tr>
<td>PFI0/TRIG1</td>
<td>11-45</td>
</tr>
<tr>
<td>PFI1/TRIG2</td>
<td>10-44</td>
</tr>
<tr>
<td>DGNND</td>
<td>9-43</td>
</tr>
<tr>
<td>+5 V</td>
<td>8-42</td>
</tr>
<tr>
<td>DGNND</td>
<td>7-41</td>
</tr>
<tr>
<td>PFI5/UPDATE*</td>
<td>6-40</td>
</tr>
<tr>
<td>PFI6/WFTRIG</td>
<td>5-39</td>
</tr>
<tr>
<td>DGNND</td>
<td>4-38</td>
</tr>
<tr>
<td>PFI9/GPCTR0_GATE</td>
<td>3-37</td>
</tr>
<tr>
<td>GPCTR0_OUT</td>
<td>2-36</td>
</tr>
<tr>
<td>FREQ_OUT</td>
<td>1-35</td>
</tr>
</tbody>
</table>

*Not available on the 6023E

**Figure 4-1.** I/O Connector Pin Assignment for the 6023E/6024E
<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIGND</td>
<td>1</td>
</tr>
<tr>
<td>AIGND</td>
<td>2</td>
</tr>
<tr>
<td>ACH0</td>
<td>3</td>
</tr>
<tr>
<td>ACH8</td>
<td>4</td>
</tr>
<tr>
<td>ACH1</td>
<td>5</td>
</tr>
<tr>
<td>ACH9</td>
<td>6</td>
</tr>
<tr>
<td>ACH2</td>
<td>7</td>
</tr>
<tr>
<td>ACH10</td>
<td>8</td>
</tr>
<tr>
<td>ACH3</td>
<td>9</td>
</tr>
<tr>
<td>ACH11</td>
<td>10</td>
</tr>
<tr>
<td>ACH4</td>
<td>11</td>
</tr>
<tr>
<td>ACH12</td>
<td>12</td>
</tr>
<tr>
<td>ACH5</td>
<td>13</td>
</tr>
<tr>
<td>ACH13</td>
<td>14</td>
</tr>
<tr>
<td>ACH6</td>
<td>15</td>
</tr>
<tr>
<td>ACH14</td>
<td>16</td>
</tr>
<tr>
<td>ACH7</td>
<td>17</td>
</tr>
<tr>
<td>ACH15</td>
<td>18</td>
</tr>
<tr>
<td>ASENSE</td>
<td>19</td>
</tr>
<tr>
<td>DAC0OUT</td>
<td>20</td>
</tr>
<tr>
<td>DAC1OUT</td>
<td>21</td>
</tr>
<tr>
<td>RESERVED</td>
<td>22</td>
</tr>
<tr>
<td>AOQND</td>
<td>23</td>
</tr>
<tr>
<td>DGND</td>
<td>24</td>
</tr>
<tr>
<td>DIO0</td>
<td>25</td>
</tr>
<tr>
<td>DIO4</td>
<td>26</td>
</tr>
<tr>
<td>DIO1</td>
<td>27</td>
</tr>
<tr>
<td>DIO5</td>
<td>28</td>
</tr>
<tr>
<td>DIO2</td>
<td>29</td>
</tr>
<tr>
<td>DIO6</td>
<td>30</td>
</tr>
<tr>
<td>DIO3</td>
<td>31</td>
</tr>
<tr>
<td>DIO7</td>
<td>32</td>
</tr>
<tr>
<td>DGND</td>
<td>33</td>
</tr>
<tr>
<td>+5 V</td>
<td>34</td>
</tr>
<tr>
<td>+5 V</td>
<td>35</td>
</tr>
<tr>
<td>SCANCLK</td>
<td>36</td>
</tr>
<tr>
<td>EXSTROBE*</td>
<td>37</td>
</tr>
<tr>
<td>PF10/TRIG1</td>
<td>38</td>
</tr>
<tr>
<td>PF11/TRIG2</td>
<td>39</td>
</tr>
<tr>
<td>PF12/CONVERT*</td>
<td>40</td>
</tr>
<tr>
<td>PF3/GPCTR1_SOURCE</td>
<td>41</td>
</tr>
<tr>
<td>PF4/GPCTR1_GATE</td>
<td>42</td>
</tr>
<tr>
<td>GPCTR1_OUT</td>
<td>43</td>
</tr>
<tr>
<td>PF5/UPDATE*</td>
<td>44</td>
</tr>
<tr>
<td>PF8/WFTRIG</td>
<td>45</td>
</tr>
<tr>
<td>PF7/STARTSCAN</td>
<td>46</td>
</tr>
<tr>
<td>PF8/GPCTR0_SOURCE</td>
<td>47</td>
</tr>
<tr>
<td>PF9/GPCTR0_GATE</td>
<td>48</td>
</tr>
<tr>
<td>GPCTR0_OUT</td>
<td>49</td>
</tr>
<tr>
<td>FREQ_OUT</td>
<td>50</td>
</tr>
</tbody>
</table>

**Figure 4-2.** I/O Connector Pin Assignment for the 6025E
Table 4-2 shows the I/O connector signal descriptions for the 6023E, 6024E, and 6025E.

### Table 4-2. I/O Connector Signal Descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Reference</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIGND</td>
<td>—</td>
<td>—</td>
<td>Analog input ground—these pins are the reference point for single-ended measurements in RSE configuration and the bias current return point for DIFF measurements. All three ground references—AIGND, AOGND, and DGND—are connected on your device.</td>
</tr>
<tr>
<td>ACH&lt;0..15&gt;</td>
<td>AIGND</td>
<td>Input</td>
<td>Analog input channels 0 through 15—you can configure each channel pair, ACH&lt;i, i+8&gt; (i = 0..7), as either one DIFF input or two single-ended inputs.</td>
</tr>
<tr>
<td>AISENSE</td>
<td>AIGND</td>
<td>Input</td>
<td>Analog input sense—this pin serves as the reference node for any of channels ACH&lt;0..15&gt; in NRSE configuration.</td>
</tr>
<tr>
<td>DAC0OUT1</td>
<td>AOGND</td>
<td>Output</td>
<td>Analog channel 0 output—this pin supplies the voltage output of analog output channel 0.</td>
</tr>
<tr>
<td>DAC1OUT1</td>
<td>AOGND</td>
<td>Output</td>
<td>Analog channel 1 output—this pin supplies the voltage output of analog output channel 1.</td>
</tr>
<tr>
<td>AOGND</td>
<td>—</td>
<td>—</td>
<td>Analog output ground—the analog output voltages are referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected together on your device.</td>
</tr>
<tr>
<td>DGND</td>
<td>—</td>
<td>—</td>
<td>Digital ground—this pin supplies the reference for the digital signals at the I/O connector as well as the +5 VDC supply. All three ground references—AIGND, AOGND, and DGND—are connected on your device.</td>
</tr>
<tr>
<td>DIO&lt;0..7&gt;</td>
<td>DGND</td>
<td>Input or Output</td>
<td>Digital I/O signals—DIO6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively.</td>
</tr>
<tr>
<td>PA&lt;0..7&gt;²</td>
<td>DGND</td>
<td>Input or Output</td>
<td>Port A bidirectional digital data lines for the 82C55A programmable peripheral interface on the 6025E. PA7 is the MSB. PA0 is the LSB.</td>
</tr>
<tr>
<td>PB&lt;0..7&gt;²</td>
<td>DGND</td>
<td>Input or Output</td>
<td>Port B bidirectional digital data lines for the 82C55A programmable peripheral interface on the 6025E. PB7 is the MSB. PB0 is the LSB.</td>
</tr>
<tr>
<td>PC&lt;0..7&gt;²</td>
<td>DGND</td>
<td>Input or Output</td>
<td>Port C bidirectional digital data lines for the 82C55A programmable peripheral interface on the 6025E. PC7 is the MSB. PC0 is the LSB.</td>
</tr>
<tr>
<td>+5 V</td>
<td>DGND</td>
<td>Output</td>
<td>+5 V DC Source—these pins are fused for up to 1 A of +5 V supply on the PCI and PXI devices, or up to 0.75 A from a DAQCard device. The fuse is self-resetting.</td>
</tr>
</tbody>
</table>
### Table 4-2. I/O Connector Signal Descriptions (Continued)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Reference</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCANCLK</td>
<td>DGND</td>
<td>Output</td>
<td>scan clock—this pin pulses once for each A/D conversion in scanning mode when enabled. The low-to-high edge indicates when the input signal can be removed from the input or switched to another signal.</td>
</tr>
<tr>
<td>EXTSTROBE*</td>
<td>DGND</td>
<td>Output</td>
<td>External strobe—you can toggle this output under software control to latch signals or trigger events on external devices.</td>
</tr>
<tr>
<td>PFI0/TRIG1</td>
<td>DGND</td>
<td>Input</td>
<td>PFI0/Trigger 1—as an input, this is one of the programmable function inputs (PFIs). PFI signals are explained in the Timing Connections section in this chapter. As an output, this is the TRIG1 (AI start trigger) signal. In posttrigger data acquisition sequences, a low-to-high transition indicates the initiation of the acquisition sequence. In pretrigger applications, a low-to-high transition indicates the initiation of the pretrigger conversions.</td>
</tr>
<tr>
<td>PFI1/TRIG2</td>
<td>DGND</td>
<td>Input</td>
<td>PFI1/Trigger 2—as an input, this is one of the PFIs. As an output, this is the TRIG2 (AI stop trigger) signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in posttrigger applications.</td>
</tr>
<tr>
<td>PFI2/CONVERT*</td>
<td>DGND</td>
<td>Input</td>
<td>PFI2/Convert—as an input, this is one of the PFIs. As an output, this is the CONVERT* (AI convert) signal. A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring.</td>
</tr>
<tr>
<td>PFI3/GPCTR1_SOURCE</td>
<td>DGND</td>
<td>Input</td>
<td>PFI3/Counter 1 Source—as an input, this is one of the PFIs. As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1.</td>
</tr>
<tr>
<td>PFI4/GPCTR1_GATE</td>
<td>DGND</td>
<td>Input</td>
<td>PFI4/Counter 1 Gate—as an input, this is one of the PFIs. As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1.</td>
</tr>
<tr>
<td>GPCTR1_OUT</td>
<td>DGND</td>
<td>Output</td>
<td>Counter 1 Output—this output is from the general-purpose counter 1 output.</td>
</tr>
</tbody>
</table>
### Table 4-2. I/O Connector Signal Descriptions (Continued)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Reference</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PFI5/UPDATE*</td>
<td>DGND</td>
<td>Input</td>
<td>PFI5/Update—as an input, this is one of the PFIs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td>As an output, this is the UPDATE* (AO Update) signal. A high-to-low edge on UPDATE* indicates that the analog output primary group is being updated for the 6024E or 6025E.</td>
</tr>
<tr>
<td>PFI6/WFTRIG</td>
<td>DGND</td>
<td>Input</td>
<td>PFI6/Waveform Trigger—as an input, this is one of the PFIs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td>As an output, this is the WFTRIG (AO Start Trigger) signal. In timed analog output sequences, a low-to-high transition indicates the initiation of the waveform generation.</td>
</tr>
<tr>
<td>PFI7/STARTSCAN</td>
<td>DGND</td>
<td>Input</td>
<td>PFI7/Start of Scan—as an input, this is one of the PFIs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td>As an output, this is the STARTSCAN (AI Scan Start) signal. This pin pulses once at the start of each analog input scan in the interval scan. A low-to-high transition indicates the start of the scan.</td>
</tr>
<tr>
<td>PFI8/GPCTR0_SOURCE</td>
<td>DGND</td>
<td>Input</td>
<td>PFI8/Counter 0 Source—as an input, this is one of the PFIs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td>As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0.</td>
</tr>
<tr>
<td>PFI9/GPCTR0_GATE</td>
<td>DGND</td>
<td>Input</td>
<td>PFI9/Counter 0 Gate—as an input, this is one of the PFIs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td>As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0.</td>
</tr>
<tr>
<td>GPCTR0_OUT</td>
<td>DGND</td>
<td>Output</td>
<td>Counter 0 Output—this output is from the general-purpose counter 0 output.</td>
</tr>
<tr>
<td>FREQ_OUT</td>
<td>DGND</td>
<td>Output</td>
<td>Frequency Output—this output is from the frequency generator output.</td>
</tr>
</tbody>
</table>

* Indicates that the signal is active low
1 Not available on the 6023E
2 Not available on the 6023E or 6024E
Table 4-3 shows the I/O signal summary for the 6023E, 6024E, and 6025E.

### Table 4-3. I/O Signal Summary

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Signal Type and Direction</th>
<th>Impedance Input/Output</th>
<th>Protection (Volts) On/Off</th>
<th>Source (mA at V)</th>
<th>Sink (mA at V)</th>
<th>Rise Time (ns)</th>
<th>Bias</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACH&lt;0..15&gt;</td>
<td>AI</td>
<td>100 GΩ in parallel with 100 pF</td>
<td>42/35</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>±200 pA</td>
</tr>
<tr>
<td>AISENSE</td>
<td>AI</td>
<td>100 GΩ in parallel with 100 pF</td>
<td>40/25</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>±200 pA</td>
</tr>
<tr>
<td>AIGND</td>
<td>AO</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DACOUT (6024E and 6025E only)</td>
<td>AO</td>
<td>0.1 Ω</td>
<td>Short-circuit to ground</td>
<td>5 at 10</td>
<td>5 at -10</td>
<td>10 V/µs</td>
<td>—</td>
</tr>
<tr>
<td>DAC1OUT (6024E and 6025E only)</td>
<td>AO</td>
<td>0.1 Ω</td>
<td>Short-circuit to ground</td>
<td>5 at 10</td>
<td>5 at -10</td>
<td>10 V/µs</td>
<td>—</td>
</tr>
<tr>
<td>AOGND</td>
<td>AO</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DGND</td>
<td>DO</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>VCC</td>
<td>DO</td>
<td>0.1 Ω</td>
<td>Short-circuit to ground</td>
<td>1A fused</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DIO&lt;0..7&gt;</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>13 at (Vcc -0.4)</td>
<td>24 at 0.4</td>
<td>1.1</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>PA&lt;0..7&gt; (6025E only)</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>2.5 at 3.7min</td>
<td>2.5 at 0.4</td>
<td>5</td>
<td>100 kΩ pu</td>
</tr>
<tr>
<td>PB&lt;0..7&gt; (6025E only)</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>2.5 at 3.7min</td>
<td>2.5 at 0.4</td>
<td>5</td>
<td>100 kΩ pu</td>
</tr>
<tr>
<td>PC&lt;0..7&gt; (6025E only)</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>2.5 at 3.7min</td>
<td>2.5 at 0.4</td>
<td>5</td>
<td>100 kΩ pu</td>
</tr>
<tr>
<td>SCANCLK</td>
<td>DO</td>
<td>—</td>
<td>—</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>EXTSTROBE*</td>
<td>DO</td>
<td>—</td>
<td>—</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>PFI0/TRIG1</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>PFI1/TRIG2</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>PFI2/CONVERT*</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
<tr>
<td>PFI3/GPCTR1_SOURCE</td>
<td>DIO</td>
<td>—</td>
<td>Vcc +0.5</td>
<td>3.5 at (Vcc -0.4)</td>
<td>5 at 0.4</td>
<td>1.5</td>
<td>50 kΩ pu</td>
</tr>
</tbody>
</table>
Analog Input Signal Overview

The analog input signals for these devices are ACH<0..15>, ASENSE, and AIGND. Connection of these analog input signals to your device depends on the type of input signal source and the configuration of the analog input channels you are using. This section provides an overview of the different types of signal sources and analog input configuration modes. More specific signal connection information is provided in the Analog Input Signal Connections section.

Types of Signal Sources

When configuring the input channels and making signal connections, you must first determine whether the signal sources are floating or ground-referenced.
Floating Signal Sources

A floating signal source is not connected in any way to the building ground system, but has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolators, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must tie the ground reference of a floating signal to the analog input ground of your device to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Ground-Referenced Signal Sources

A ground-referenced signal source is connected in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the device, assuming that the computer is plugged into the same power system. Non-isolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV, but can be much higher if power distribution circuits are not properly connected. If a grounded signal source is improperly measured, this difference can appear as an error in the measurement. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Analog Input Modes

You can configure your device for one of three input modes—nonreferenced single ended (NRSE), referenced single ended (RSE), and differential (DIFF). With the different configurations, you can use the PGIA in different ways. Figure 4-3 shows a diagram of the PGIA of your device.
In single-ended mode (RSE and NRSE), signals connected to ACH<0..15> are routed to the positive input of the PGIA. In DIFF mode, signals connected to ACH<0..7> are routed to the positive input of the PGIA, and signals connected to ACH<8..15> are routed to the negative input of the PGIA.

![Programmable Gain Instrumentation Amplifier (PGIA)](image)

\[ V_m = (V_{in+} - V_{in-}) \times \text{Gain} \]

**Caution** Exceeding the DIFF and common-mode input ranges distorts your input signals. Exceeding the maximum input voltage rating can damage the device and the computer. National Instruments is *not* liable for any damages resulting from such signal connections. The maximum input voltage ratings are listed in the **Protection** column of Table 4-3.

In NRSE mode, the AISENSE signal connects internally to the negative input of the PGIA when their corresponding channels are selected. In DIFF and RSE modes, AISENSE is left unconnected.

AIGND is an analog input common signal that routes directly to the ground connection point on the devices. You can use this signal for a general analog ground connection point to your device if necessary.

The PGIA applies gain and common-mode voltage rejection and presents high input impedance to the analog input signals connected to your device. Signals are routed to the positive and negative inputs of the PGIA through input multiplexers on the device. The PGIA converts two input signals to a signal that is the difference between the two input signals multiplied by the gain.
gain setting of the amplifier. The amplifier output voltage is referenced to
the ground for the device. The A/D converter (ADC) of your device
measures this output voltage when it performs A/D conversions.

Reference all signals to ground either at the source device or at the device.
If you have a floating source, reference the signal to ground by using the
RSE input mode or the DIFF input configuration with bias resistors (see the
Differential Connections for Nonreferenced or Floating Signal Sources
section). If you have a grounded source, do not reference the signal to
AIGND. You can avoid this reference by using DIFF or NRSE input
configurations.

## Analog Input Signal Connections

The following sections discuss the use of single-ended and DIFF
measurements and recommendations for measuring both floating and
ground-referenced signal sources.

Figure 4-4 summarizes the recommended input configuration for both
types of signal sources.
<table>
<thead>
<tr>
<th>Input</th>
<th>Signal Source Type</th>
<th>Grounded Signal Source</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Floating Signal Source (Not Connected to Building Ground)</td>
<td>Examples • Ungrounded Thermocouples • Signal conditioning with isolated outputs • Battery devices</td>
</tr>
<tr>
<td></td>
<td>Differential (DIFF)</td>
<td>Ground-loop losses, $V_g$, are added to measured signal</td>
</tr>
<tr>
<td></td>
<td>Single-Ended — Ground Referenced (RSE)</td>
<td>NOT RECOMMENDED</td>
</tr>
<tr>
<td></td>
<td>Single-Ended — Nonreferenced (NRSE)</td>
<td></td>
</tr>
</tbody>
</table>

See text for information on bias resistors.

**Figure 4-4. Summary of Analog Input Connections**
Differential Connection Considerations (DIFF Input Configuration)

A DIFF connection is one in which the analog input signal has its own reference signal or signal return path. These connections are available when the selected channel is configured in DIFF input mode. The input signal is connected to the positive input of the PGIA, and its reference signal, or return, is connected to the negative input of the PGIA.

When you configure a channel for DIFF input, each signal uses two multiplexer inputs—one for the signal and one for its reference signal. Therefore, with a DIFF configuration for every channel, up to eight analog input channels are available.

Use DIFF input connections for any channel that meets any of the following conditions:

- The input signal is low level (less than 1 V).
- The leads connecting the signal to the device are greater than 3 m (10 ft).
- The input signal requires a separate ground-reference point or return signal.
- The signal leads travel through noisy environments.

DIFF signal connections reduce picked up noise and increase common-mode noise rejection. DIFF signal connections also allow input signals to float within the common-mode limits of the PGIA.
Differential Connections for Ground-Referenced Signal Sources

Figure 4-5 shows how to connect a ground-referenced signal source to a channel on the device configured in DIFF input mode.

With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the device ground, shown as $V_{cm}$ in Figure 4-5.
Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-6 shows how to connect a floating signal source to a channel configured in DIFF input mode.

Figure 4-6. Differential Input Connections for Nonreferenced Signals

Figure 4-6 shows two bias resistors connected in parallel with the signal leads of a floating signal source. If you do not use the resistors and the source is truly floating, the source is not likely to remain within the common-mode signal range of the PGIA. The PGIA then saturates, causing erroneous readings.
You must reference the source to AIGND. The easiest way is to connect the positive side of the signal to the positive input of the PGIA and connect the negative side of the signal to AIGND as well as to the negative input of the PGIA, without any resistors at all. This connection works well for DC-coupled sources with low source impedance (less than 100 $\Omega$).

However, for larger source impedances, this connection leaves the DIFF signal path significantly out of balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a DIFF-mode signal instead of a common-mode signal, and the PGIA does not reject it. In this case, instead of directly connecting the negative line to AIGND, connect it to AIGND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance, so that about the same amount of noise couples onto both connections, yielding better rejection of electrostatically coupled noise. Also, this configuration does not load down the source (other than the very high input impedance of the PGIA).

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AIGND, as shown in Figure 4-6. This fully balanced configuration offers slightly better noise rejection but has the disadvantage of loading the source down with the series combination (sum) of the two resistors. If, for example, the source impedance is 2 $k\Omega$ and each of the two resistors is 100 $k\Omega$, the resistors load down the source with 200 $k\Omega$ and produce a $-1\%$ gain error.

Both inputs of the PGIA require a DC path to ground in order for the PGIA to work. If the source is AC coupled (capacitively coupled), the PGIA needs a resistor between the positive input and AIGND. If the source has low impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current (typically 100 $k\Omega$ to 1 $M\Omega$). In this case, you can tie the negative input directly to AIGND. If the source has high output impedance, balance the signal path as previously described using the same value resistor on both the positive and negative inputs; be aware that there is some gain error from loading down the source.
Single-Ended Connection Considerations

A single-ended connection is one in which the device analog input signal is referenced to a ground that it can share with other input signals. The input signal is tied to the positive input of the PGIA, and the ground is tied to the negative input of the PGIA.

When every channel is configured for single-ended input, up to 16 analog input channels are available.

You can use single-ended input connections for any input signal that meets the following conditions:

- The input signal is high level (greater than 1 V).
- The leads connecting the signal to the device are less than 10 ft (3 m).
- The input signal can share a common reference point with other signals.

DIFF input connections are recommended for greater signal integrity for any input signal that does not meet the preceding conditions.

Using your software, you can configure the channels for two different types of single-ended connections—RSE configuration and NRSE configuration. The RSE configuration is used for floating signal sources; in this case, the device provides the reference ground point for the external signal. The NRSE input configuration is used for ground-referenced signal sources; in this case, the external signal supplies its own reference ground point and the device should not supply one.

In single-ended configurations, more electrostatic and magnetic noise couples into the signal connections than in DIFF configurations. The coupling is the result of differences in the signal path. Magnetic coupling is proportional to the area between the two signal conductors. Electrical coupling is a function of how much the electric field differs between the two conductors.
**Single-Ended Connections for Floating Signal Sources (RSE Configuration)**

Figure 4-7 shows how to connect a floating signal source to a channel configured for RSE mode.

![Diagram of Single-Ended Connections for Floating Signal Sources](image)

**Figure 4-7. Single-Ended Input Connections for Nonreferenced or Floating Signals**

**Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)**

To measure a grounded signal source with a single-ended configuration, you must configure your device in the NRSE input configuration. Connect the signal to the positive input of the PGIA, and connect the signal local ground reference to the negative input of the PGIA. The ground point of the signal, therefore, connects to the AISENSE pin. Any potential difference between the device ground and the signal ground appears as a common-mode signal at both the positive and negative inputs of the PGIA, and this difference is rejected by the amplifier. If the input circuitry of a device were referenced to ground, in this situation as in the RSE input configuration, this difference in ground potentials appears as an error in the measured voltage.
Figure 4-8 shows how to connect a grounded signal source to a channel configured for NRSE mode.

**Common-Mode Signal Rejection Considerations**

Figures 4-5 and 4-8 show connections for signal sources that are already referenced to some ground point with respect to the device. In these cases, the PGIA can reject any voltage caused by ground potential differences between the signal source and the device. In addition, with DIFF input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the device. The PGIA can reject common-mode signals as long as $V_{+in}$ and $V_{-in}$ (input signals) are both within $\pm 11$ V of AIGND.

**Analog Output Signal Connections**

- 6024E and 6025E

The analog output signals are DAC0OUT, DAC1OUT, and AOGND. DAC0OUT and DAC1OUT are not available on the 6023E. DAC0OUT is the voltage output signal for analog output channel 0. DAC1OUT is the voltage output signal for analog output channel 1.
AOGND is the ground reference signal for both analog output channels and the external reference signal. Figure 4-9 shows how to make analog output connections to your device.

**Figure 4-9. Analog Output Connections**

**Digital I/O Signal Connections**

**All Devices**

All devices have digital I/O signals DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port, and DGND is the ground-reference signal for the DIO port. You can program all lines individually as inputs or outputs. Figure 4-10 shows signal connections for three typical digital I/O applications.

⚠️ **Caution**  Exceeding the maximum input voltage ratings, which are listed in Table 4-2, can damage the DAQ device and the computer. National Instruments is *not* liable for any damages resulting from such signal connections.
Figure 4-10. Digital I/O Connections

Figure 4-10 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch shown in the Figure 4-11. Digital output applications include sending TTL signals and driving external devices such as the LED shown in Figure 4-11. Figure 4-11 depicts signal connections for three typical digital I/O applications.
The 6025E device uses an 82C55A PPI to provide an additional 24 lines of digital I/O that represent three 8-bit ports—PA, PB, and PC. You can program each port as an input or output port.

In Figure 4-11, port A of one PPI is configured for digital output, and port B is configured for digital input. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch in Figure 4-11. Digital output applications include sending...
TTL signals and driving external devices such as the LED shown in Figure 4-11.

**Port C Pin Assignments**

- 6025 only

The signals assigned to port C depend on how the 82C55A is configured. In mode 0, or no handshaking configuration, port C is configured as two 4-bit I/O ports. In modes 1 and 2, or handshaking configuration, port C is used for status and handshaking signals with any leftover lines available for general-purpose I/O. Table 4-4 summarizes the port C signal assignments for each configuration. You can also use ports A and B in different modes; the table does not show every possible combination.

![Note](image)

*Table 4-4 shows both the port C signal assignments and the terminology correlation between different documentation sources. The 82C55A terminology refers to the different 82C55A configurations as modes, whereas NI-DAQ, ComponentWorks, LabWindows/CVI, and LabVIEW documentation refers to them as handshaking and no handshaking.*

**Table 4-4. Port C Signal Assignments**

<table>
<thead>
<tr>
<th>Configuration Terminology</th>
<th>National Instruments Software</th>
<th>PC7</th>
<th>PC6</th>
<th>PC5</th>
<th>PC4</th>
<th>PC3</th>
<th>PC2</th>
<th>PC1</th>
<th>PC0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode 0 (Basic I/O)</td>
<td>No Handshaking</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
</tr>
<tr>
<td>Mode 1 (Strobed Input)</td>
<td>Handshaking</td>
<td>I/O</td>
<td>I/O</td>
<td>IBFA</td>
<td>STBA*</td>
<td>INTRA</td>
<td>STBb*</td>
<td>IBFBb</td>
<td>INTRb</td>
</tr>
<tr>
<td>Mode 1 (Strobed Output)</td>
<td>Handshaking</td>
<td>OBFa*</td>
<td>ACKa*</td>
<td>I/O</td>
<td>I/O</td>
<td>INTRA</td>
<td>ACKb*</td>
<td>OBFb*</td>
<td>INTRb</td>
</tr>
<tr>
<td>Mode 2 (Bidirectional Bus)</td>
<td>Handshaking</td>
<td>OBFa*</td>
<td>ACKa*</td>
<td>IBFA</td>
<td>STBA*</td>
<td>INTRA</td>
<td>I/O</td>
<td>I/O</td>
<td>I/O</td>
</tr>
</tbody>
</table>

* Indicates that the signal is active low.

Subscripts A and B denote port A or port B handshaking signals.
Power-up State

- 6025E only

The 6025E contains bias resistors that control the state of the digital I/O lines PA<0..7>, PB<0..7>, PC<0..7> at power up. Each digital I/O line is configured as an input, pulled high by a 100 kΩ bias resistor.

You can change individual lines from pulled up to pulled down by adding your own external resistors. This section describes the procedure.

Changing DIO Power-up State to Pulled Low

Each DIO line is pulled to Vcc (approximately +5 VDC) with a 100 kΩ resistor. To pull a specific line low, connect between that line and ground a pull-down resistor (RL) whose value gives you a maximum of 0.4 VDC. The DIO lines provide a maximum of 2.5 mA at 3.7 V in the high state. Using the largest possible resistor ensures that you do not use more current than necessary to perform the pull-down task.

However, make sure the value of the resistor is not so large that leakage current from the DIO line along with the current from the 100 kΩ pull-up resistor drives the voltage at the resistor above a TTL-low level of 0.4 VDC. Figure 4-12 shows the DIO configuration for high DIO power-up state.

![Figure 4-12. DIO Channel Configured for High DIO Power-up State with External Load](image)

Example

A given DIO line is pulled high at power up. To pull it low on power up with an external resistor, follow these steps:

1. Install a load (RL). Remember that the smaller the resistance, the greater the current consumption and the lower the voltage.
2. Using the following formula, calculate the largest possible load to maintain a logic low level of 0.4 V and supply the maximum driving current:

\[ V = I \times RL \Rightarrow RL = \frac{V}{I} \]

where:

- \( V = 0.4 \text{ V} \) Voltage across \( RL \)
- \( I = 46 \mu\text{A} + 10 \mu\text{A} \) 4.6 V across the 100 k\( \Omega \) pull-up resistor and 10 \( \mu\text{A} \) maximum leakage current

Therefore:

\[ RL = 7.1 \text{ k}\Omega \]

This resistor value, 7.1 k\( \Omega \), provides a maximum of 0.4 V on the DIO line at power up. You can substitute smaller resistor values to lower the voltage or to provide a margin for \( V_{cc} \) variations and other factors. However, smaller values draw more current, leaving less drive current for other circuitry connected to this line. The 7.1 k\( \Omega \) resistor reduces the amount of logic high source current by 0.4 mA with a 2.8 V output.

**Timing Specifications**

- **6025E only**

This section lists the timing specifications for handshaking with your 6025E PC<0..7> lines. The handshaking lines STB* and IBF synchronize input transfers. The handshaking lines OBF* and ACK* synchronize output transfers. Table 4-5 describes signals appearing in the handshaking diagrams.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STB*</td>
<td>Input</td>
<td>Strobe input—a low signal on this handshaking line loads data into the input latch.</td>
</tr>
<tr>
<td>IBF</td>
<td>Output</td>
<td>Input buffer full—a high signal on this handshaking line indicates that data has been loaded into the input latch. A low signal indicates the device is ready for more data. This is an input acknowledge signal.</td>
</tr>
</tbody>
</table>
Table 4-5. Signal Names Used in Timing Diagrams (Continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACK*</td>
<td>Input</td>
<td>Acknowledge input—a low signal on this handshaking line indicates that the data written to the port has been accepted. This signal is a response from the external device indicating that it has received the data from your DIO device.</td>
</tr>
<tr>
<td>OBF*</td>
<td>Output</td>
<td>Output buffer full—a low signal on this handshaking line indicates that data has been written to the port.</td>
</tr>
<tr>
<td>INTR</td>
<td>Output</td>
<td>Interrupt request—this signal becomes high when the 82C55A requests service during a data transfer. You must set the appropriate interrupt enable bits to generate this signal.</td>
</tr>
<tr>
<td>RD*</td>
<td>Internal</td>
<td>Read—this signal is the read signal generated from the control lines of the computer I/O expansion bus.</td>
</tr>
<tr>
<td>WR*</td>
<td>Internal</td>
<td>Write—this signal is the write signal generated from the control lines of the computer I/O expansion bus.</td>
</tr>
<tr>
<td>DATA</td>
<td>Bidirectional</td>
<td>Data lines at the specified port—for output mode, this signal indicates the availability of data on the data line. For input mode, this signal indicates when the data on the data lines should be valid.</td>
</tr>
</tbody>
</table>
Mode 1 Input Timing

Timing specifications for an input transfer in mode 1 are shown in Figure 4-13.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>STB* Pulse Width</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>T2</td>
<td>STB* = 0 to IBF = 1</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T3</td>
<td>Data before STB* = 1</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>T4</td>
<td>STB* = 1 to INTR = 1</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T5</td>
<td>Data after STB* = 1</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>T6</td>
<td>RD* = 0 to INTR = 0</td>
<td>—</td>
<td>200</td>
</tr>
<tr>
<td>T7</td>
<td>RD* = 1 to IBF = 0</td>
<td>—</td>
<td>150</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

Figure 4-13. Timing Specifications for Mode 1 Input Transfer
### Mode 1 Output Timing

Timing specifications for an output transfer in mode 1 are shown in Figure 4-14.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>WR* = 0 to INTR = 0</td>
<td>—</td>
<td>250</td>
</tr>
<tr>
<td>T2</td>
<td>WR* = 1 to Output</td>
<td>—</td>
<td>200</td>
</tr>
<tr>
<td>T3</td>
<td>WR* = 1 to OBF* = 0</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T4</td>
<td>ACK* = 0 to OBF* = 1</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T5</td>
<td>ACK* Pulse Width</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>T6</td>
<td>ACK* = 1 to INTR = 1</td>
<td>—</td>
<td>150</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

**Figure 4-14.** Timing Specifications for Mode 1 Output Transfer
Mode 2 Bidirectional Timing

Timing specifications for a bidirectional transfer in mode 2 are shown in Figure 4-15.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>WR* = 1 to OBF* = 0</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T2</td>
<td>Data before STB* = 1</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>T3</td>
<td>STB* Pulse Width</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>T4</td>
<td>STB* = 0 to IBF* = 1</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T5</td>
<td>Data after STB* = 1</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>T6</td>
<td>ACK* = 0 to OBF* = 1</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T7</td>
<td>ACK* Pulse Width</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>T8</td>
<td>ACK* = 0 to Output</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>T9</td>
<td>ACK* = 1 to Output Float</td>
<td>20</td>
<td>250</td>
</tr>
<tr>
<td>T10</td>
<td>RD* = 1 to IBF* = 0</td>
<td>—</td>
<td>150</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

Figure 4-15. Timing Specifications for Mode 2 Bidirectional Transfer
**Power Connections**

Two pins on the I/O connector supply +5 V from the computer power supply through a self-resetting fuse. The fuse resets automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and you can use them to power external digital circuitry. The power rating is +4.65 to +5.25 VDC at 1 A for the PCI and PXI devices, and +4.65 to +5.25 VDC at 0.75A for PCMCIA cards.

**Caution** Under no circumstances connect these +5 V power pins directly to analog or digital grounds, or to any other voltage source on the device or any other device. Doing so can damage the device and the computer. National Instruments is not liable for damages resulting from such a connection.

**Timing Connections**

**Caution** Exceeding the maximum input voltage ratings, which are listed in Table 4-3, can damage the device and the computer. National Instruments is not liable for any damages resulting from such signal connections.

All external control over the timing of your device is routed through the 10 programmable function inputs labeled PFI<0..9>. These signals are explained in detail in the *Programmable Function Input Connections* section. These PFIs are bidirectional; as outputs they are not programmable and reflect the state of many DAQ, waveform generation, and general-purpose timing signals. There are five other dedicated outputs for the remainder of the timing signals. As inputs, the PFI signals are programmable and can control any DAQ, waveform generation, and general-purpose timing signals.

The DAQ signals are explained in the *DAQ Timing Connections* section; the waveform generation signals in the *Waveform Generation Timing Connections* section, and the general-purpose timing signals in the *General-Purpose Timing Signal Connections* section.

All digital timing connections are referenced to DGND. This reference is demonstrated in Figure 4-16, which shows how to connect an external TRIG1 source and an external CONVERT* source to two PFI pins.
Programmable Function Input Connections

There are a total of 13 internal timing signals that you can externally control from the PFI pins. The source for each of these signals is software-selectable from any of the PFIs when you want external control. This flexible routing scheme reduces the need to change the physical wiring to the device I/O connector for different applications requiring alternative wiring.

You can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the CONVERT* signal as an output on the I/O connector, software can turn on the output driver for the PFI2/CONVERT* pin. Be careful not to drive a PFI signal externally when it is configured as an output.

As an input, you can individually configure each PFI pin for edge or level detection and for polarity selection, as well. You can use the polarity selection for any of the 13 timing signals, but the edge or level detection...
depends upon the particular timing signal you are controlling. The
detection requirements for each timing signal are listed within the section
that discusses that individual signal.

In edge-detection mode, the minimum pulse width required is 10 ns. This
applies for both rising-edge and falling-edge polarity settings. There is no
maximum pulse-width requirement in edge-detect mode.

In level-detection mode, there are no minimum or maximum pulse-width
requirements imposed by the PFIs themselves, but there can be limits
imposed by the particular timing signal that is controlled. These
requirements are listed in this chapter under the section for each applicable
signal.

**DAQ Timing Connections**

The DAQ timing signals are SCANCLK, EXTSTROBE*, TRIG1, TRIG2,
STARTSCAN, CONVERT*, AIGATE, and SISOURCE.

Posttriggered data acquisition allows you to view only data that is acquired
after a trigger event is received. A typical posttriggered DAQ sequence is
shown in Figure 4-17. Pretriggered data acquisition allows you to view data
that is acquired before the trigger of interest in addition to data acquired
after the trigger. Figure 4-18 shows a typical pretriggered DAQ sequence.
The description for each signal shown in these figures is included in this
chapter under the section for each corresponding signal.

![Figure 4-17. Typical Posttriggered Acquisition](image_url)
SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading edge occurring approximately 50 to 100 ns after an A/D conversion begins. The polarity of this output is software-selectable, but is typically configured so that a low-to-high leading edge can clock external analog input multiplexers indicating when the input signal has been sampled and can be removed. This signal has a 400 to 500 ns pulse width and is software-enabled. Figure 4-19 shows the timing for the SCANCLK signal.

EXTSTROBE* Signal

EXTSTROBE* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In the single-pulse mode, software controls the level of the EXTSTROBE* signal. A 10 µs and a 1.2 µs clock are available for generating a sequence of eight pulses in the hardware-strobe mode. Figure 4-20 shows the timing for the hardware-strobe mode EXTSTROBE* signal.
**Figure 4-20.** EXTSTROBE* Signal Timing

**TRIG1 Signal**

Any PFI pin can externally input the TRIG1 signal, which is available as an output on the PFI0/TRIG1 pin.

Refer to Figures 4-17 and 4-18 for the relationship of TRIG1 to the DAQ sequence.

As an input, the TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG1 signal starts the data acquisition sequence for both posttriggered and pretriggered acquisitions.

As an output, the TRIG1 signal reflects the action that initiates a DAQ sequence. This is true even if the acquisition is externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high impedance at startup.

Figures 4-21 and 4-22 show the input and output timing requirements for the TRIG1 signal.

**Figure 4-21.** TRIG1 Input Signal Timing
The device also uses the TRIG1 signal to initiate pretriggered DAQ operations. In most pretriggered applications, the TRIG1 signal is generated by a software trigger. Refer to the TRIG2 signal description for a complete description of the use of TRIG1 and TRIG2 in a pretriggered DAQ operation.

**TRIG2 Signal**

Any PFI pin can externally input the TRIG2 signal, which is available as an output on the PFI1/TRIG2 pin. Refer to Figure 4-18 for the relationship of TRIG2 to the DAQ sequence.

As an input, the TRIG2 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG2 signal initiates the posttriggered phase of a pretriggered acquisition sequence. In pretriggered mode, the TRIG1 signal initiates the data acquisition. The scan counter indicates the minimum number of scans before TRIG2 can be recognized. After the scan counter decrements to zero, it is loaded with the number of posttrigger scans to acquire while the acquisition continues. The device ignores the TRIG2 signal if it is asserted prior to the scan counter decrementing to zero. After the selected edge of TRIG2 is received, the device acquires a fixed number of scans and the acquisition stops. This mode acquires data both before and after receiving TRIG2.

As an output, the TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence. This is true even if the acquisition is externally triggered by another PFI. The TRIG2 signal is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high impedance at startup.

![Figure 4-22. TRIG1 Output Signal Timing](image-url)
Figures 4-23 and 4-24 show the input and output timing requirements for the TRIG2 signal.

**STARTSCAN Signal**

Any PFI pin can externally input the STARTSCAN signal, which is available as an output on the PFI7/STARTSCAN pin. Refer to Figures 4-17 and 4-18 for the relationship of STARTSCAN to the DAQ sequence.

As an input, the STARTSCAN signal is configured in the edge-detection mode. You can select any PFI pin as the source for STARTSCAN and configure the polarity selection for either rising or falling edge. The selected edge of the STARTSCAN signal initiates a scan. The sample interval counter starts if you select internally triggered CONVERT*.

As an output, the STARTSCAN signal reflects the actual start pulse that initiates a scan. This is true even if the starts are externally triggered by another PFI. You have two output options. The first is an active high pulse with a pulse width of 50 to 100 ns, which indicates the start of the scan. The second action is an active high pulse that terminates at the start of the last conversion in the scan, which indicates a scan in progress. STARTSCAN is
deasserted \( t_{\text{off}} \) after the last conversion in the scan is initiated. This output is set to high impedance at startup.

Figures 4-25 and 4-26 show the input and output timing requirements for the STARTSCAN signal.

**Figure 4-25.** STARTSCAN Input Signal Timing

**Figure 4-26.** STARTSCAN Output Signal Timing

The CONVERT* pulses are masked off until the device generates the STARTSCAN signal. If you are using internally generated conversions, the first CONVERT* appears when the onboard sample interval counter reaches zero. If you select an external CONVERT*, the first external pulse after STARTSCAN generates a conversion. Separate the STARTSCAN pulses by at least one scan period.
A counter on your device internally generates the STARTSCAN signal unless you select some external source. This counter is started by the TRIG1 signal and is stopped either by software or by the sample counter.

Scans generated by either an internal or external STARTSCAN signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence can be gated by either the hardware (AIGATE) signal or software command register gate.

**CONVERT* Signal**

Any PFI pin can externally input the CONVERT* signal, which is available as an output on the PFI2/CONVERT* pin.

Refer to Figures 4-17 and 4-18 for the relationship of CONVERT* to the DAQ sequence.

As an input, the CONVERT* signal is configured in the edge-detection mode. You can select any PFI pin as the source for CONVERT* and configure the polarity selection for either rising or falling edge. The selected edge of the CONVERT* signal initiates an A/D conversion.

The ADC switches to hold mode within 60 ns of the selected edge. This hold-mode delay time is a function of temperature and does not vary from one conversion to the next. Separate the CONVERT* pulses by at least 5 μs (200 kHz sample rate).

As an output, the CONVERT* signal reflects the actual convert pulse that is connected to the ADC. This is true even if the conversions are externally generated by another PFI. The output is an active low pulse with a pulse width of 50 to 150 ns. This output is set to high impedance at startup.

Figures 4-27 and 4-28 show the input and output timing requirements for the CONVERT* signal.

![Figure 4-27. CONVERT* Input Signal Timing](image-url)
The sample interval counter on the device normally generates the CONVERT* signal unless you select some external source. The counter is started by the STARTSCAN signal and continues to count down and reload itself until the scan is finished. It then reloads itself in preparation for the next STARTSCAN pulse.

A/D conversions generated by either an internal or external CONVERT* signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence can be gated by either the hardware (AIGATE) signal or software command register gate.

### AIGATE Signal

Any PFI pin can externally input the AIGATE signal, which is not available as an output on the I/O connector. The AIGATE signal can mask off scans in a DAQ sequence. You can configure the PFI pin you select as the source for the AIGATE signal in either the level-detection or edge-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

In the level-detection mode if AIGATE is active, the STARTSCAN signal is masked off and no scans can occur. In the edge-detection mode, the first active edge disables the STARTSCAN signal, and the second active edge enables STARTSCAN.

The AIGATE signal can neither stop a scan in progress nor continue a previously gated-off scan; in other words, once a scan has started, AIGATE does not gate off conversions until the beginning of the next scan and, conversely, if conversions are gated off, AIGATE does not gate them back on until the beginning of the next scan.

**Figure 4-28.** CONVERT* Output Signal Timing

![CONVERT* Output Signal Timing](image)
**SISOURCE Signal**

Any PFI pin can externally input the SISOURCE signal, which is not available as an output on the I/O connector. The onboard scan interval counter uses the SISOURCE signal as a clock to time the generation of the STARTSCAN signal. You must configure the PFI pin you select as the source for the SISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase generates the SISOURCE signal unless you select some external source. Figure 4-29 shows the timing requirements for the SISOURCE signal.

![Figure 4-29. SISOURCE Signal Timing](image)

**Waveform Generation Timing Connections**

The analog group defined for your device is controlled by WFTRIG, UPDATE*, and UISOURCE.

**WFTRIG Signal**

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, the WFTRIG signal is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of the WFTRIG signal starts the waveform generation for the DACs. The update interval (UI) counter is started if you select internally generated UPDATE*.
As an output, the WFTRIG signal reflects the trigger that initiates waveform generation. This is true even if the waveform generation is externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to high impedance at startup.

Figures 4-30 and 4-31 show the input and output timing requirements for the WFTRIG signal.

**UPDATE* Signal**

Any PFI pin can externally input the UPDATE* signal, which is available as an output on the PFI5/UPDATE* pin.

As an input, the UPDATE* signal is configured in the edge-detection mode. You can select any PFI pin as the source for UPDATE* and configure the polarity selection for either rising or falling edge. The selected edge of the UPDATE* signal updates the outputs of the DACs. In order to use UPDATE*, you must set the DACs to posted-update mode.
As an output, the UPDATE* signal reflects the actual update pulse that is connected to the DACs. This is true even if the updates are externally generated by another PFI. The output is an active low pulse with a pulse width of 300 to 350 ns. This output is set to high impedance at startup.

Figures 4-32 and 4-33 show the input and output timing requirements for the UPDATE* signal.

![Figure 4-32. UPDATE* Input Signal Timing](image)

The DACs are updated within 100 ns of the leading edge. Separate the UPDATE* pulses with enough time that new data can be written to the DAC latches.

The device UI counter normally generates the UPDATE* signal unless you select some external source. The UI counter is started by the WFTRIG signal and can be stopped by software or the internal Buffer Counter.

D/A conversions generated by either an internal or external UPDATE* signal do not occur when gated by the software command register gate.

**UISOURCE Signal**

Any PFI pin can externally input the UISOURCE signal, which is not available as an output on the I/O connector. The UI counter uses the UISOURCE signal as a clock to time the generation of the UPDATE*
signal. You must configure the PFI pin you select as the source for the UISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low. Figure 4-34 shows the timing requirements for the UISOURCE signal.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase normally generates the UISOURCE signal unless you select some external source.

General-Purpose Timing Signal Connections

The general-purpose timing signals are GPCTR0_SOURCE, GPCTR0_GATE, GPCTR0_OUT, GPCTR0_UP_DOWN, GPCTR1_SOURCE, GPCTR1_GATE, GPCTR1_OUT, GPCTR1_UP_DOWN, and FREQ_OUT.

GPCTR0_SOURCE Signal

Any PFI pin can externally input the GPCTR0_SOURCE signal, which is available as an output on the PFI8/GPCTR0_SOURCE pin.

As an input, the GPCTR0_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR0_SOURCE signal reflects the actual clock connected to general-purpose counter 0. This is true even if another PFI is externally inputting the source clock. This output is set to high impedance at startup.
Figure 4-35 shows the timing requirements for the GPCTR0_SOURCE signal.

![Figure 4-35. GPCTR0_SOURCE Signal Timing](image)

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0_SOURCE signal unless you select some external source.

**GPCTR0_GATE Signal**

Any PFI pin can externally input the GPCTR0_GATE signal, which is available as an output on the PFI9/GPCTR0_GATE pin.

As an input, the GPCTR0_GATE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR0_GATE signal reflects the actual gate signal connected to general-purpose counter 0. This is true even if the gate is externally generated by another PFI. This output is set to high impedance at startup. Figure 4-36 shows the timing requirements for the GPCTR0_GATE signal.
GPCTR0_OUT Signal

This signal is available only as an output on the GPCTR0_OUT pin. The GPCTR0_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options — pulse on TC and toggle output polarity on TC. The output polarity is software-selectable for both options. This output is set to high impedance at startup.

Figure 4-37 shows the timing of the GPCTR0_OUT signal.

GPCTR0_UP_DOWN Signal

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 counts down when this pin is at a logic low and count up when it is at a logic high. You can disable this input so that software can control the up-down functionality and leave the DIO6 pin free for general use.
GPCTR1_SOURCE Signal

Any PFI pin can externally input the GPCTR1_SOURCE signal, which is available as an output on the PFI3/GPCTR1_SOURCE pin. As an input, the GPCTR1_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR1_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR1_SOURCE monitors the actual clock connected to general-purpose counter 1. This is true even if the source clock is externally generated by another PFI. This output is set to high impedance at startup.

Figure 4-38 shows the timing requirements for the GPCTR1_SOURCE signal.

![Figure 4-38. GPCTR1_SOURCE Signal Timing](image)

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1_SOURCE unless you select some external source.

GPCTR1_GATE Signal

Any PFI pin can externally input the GPCTR1_GATE signal, which is available as an output on the PFI4/GPCTR1_GATE pin.

As an input, the GPCTR1_GATE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.
As an output, the GPCTR1_GATE signal monitors the actual gate signal connected to general-purpose counter 1. This is true even if the gate is externally generated by another PFI. This output is set to high impedance at startup.

Figure 4-39 shows the timing requirements for the GPCTR1_GATE signal.

![Figure 4-39. GPCTR1_GATE Signal Timing in Edge-Detection Mode](image)

**GPCTR1_OUT Signal**

This signal is available only as an output on the GPCTR1_OUT pin. The GPCTR1_OUT signal monitors the TC device general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software-selectable for both options. This output is set to high impedance at startup.

Figure 4-40 shows the timing requirements for the GPCTR1_OUT signal.

![Figure 4-40. GPCTR1_OUT Signal Timing](image)

**GPCTR1_UP_DOWN Signal**

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and
leave the DIO7 pin free for general use. Figure 4-41 shows the timing requirements for the GATE and SOURCE input signals and the timing specifications for the OUT output signals of your device.

![Figure 4-41. GPCTR Timing Summary](image)

The GATE and OUT signal transitions shown in Figure 4-41 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that the counters are programmed to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, applies when the counter is programmed to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on your device. Figure 4-41 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by $t_{gsu}$ and $t_{gh}$ in Figure 4-41. The gate signal is not required to be held after the active edge of the source signal.
If you use an internal timebase clock, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source edge take effect either on that source edge or on the next one. This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the devices. Figure 4-41 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

**FREQ_OUT Signal**

This signal is available only as an output on the FREQ_OUT pin. The frequency generator of the device outputs the FREQ_OUT pin. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software-selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software-selectable. This output is set to high impedance at startup.

**Field Wiring Considerations**

Environmental noise can seriously affect the accuracy of measurements made with your device if you do not take proper care when running signal wires between signal sources and the device. The following recommendations apply mainly to analog input signal routing to the device, although they also apply to signal routing in general.

Minimize noise pickup and maximize measurement accuracy by taking the following precautions:

- Use DIFF analog input connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect analog input signals to the device. With this type of wire, the signals attached to the CH+ and CH– inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
This chapter discusses the calibration procedures for your device. If you are using the NI-DAQ device driver, that software includes calibration functions for performing all of the steps in the calibration process.

Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. For these devices, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

Some form of device calibration is required for all but the most forgiving applications. If you do not calibrate your device, your signals and measurements could have very large offset, gain, and linearity errors.

Three levels of calibration are available to you and described in this chapter. The first level is the fastest, easiest, and least accurate, whereas the last level is the slowest, most difficult, and most accurate.

### Loading Calibration Constants

Your device is factory calibrated before shipment at approximately 25 °C to the levels indicated in Appendix A, Specifications. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the device is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ software determines when this is necessary and does it automatically. If you are not using NI-DAQ, you must load these values yourself.

In the EEPROM there is a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed.
This method of calibration is not very accurate because it does not take into account the fact that the device measurement and output voltage errors can vary with time and temperature. It is better to self-calibrate the device when it is installed in the environment in which it will be used.

**Self-Calibration**

Your device can measure and correct for almost all of its calibration-related errors without any external signal connections. Your National Instruments software provides a self-calibration method. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to minimize the effects of any offset, gain, and linearity drifts, particularly those due to warmup.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. This error is addressed by external calibration, which is discussed in the following section. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

**External Calibration**

Your device has an onboard calibration reference to ensure the accuracy of self-calibration. Its specifications are listed in Appendix A, Specifications. The reference voltage is measured at the factory and stored in the EEPROM for subsequent self-calibrations. This voltage is stable enough for most applications, but if you are using your device at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate your device.

An external calibration refers to calibrating your device with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and you can save the results in the EEPROM, so you should not have to perform an external calibration very often. You can externally calibrate your device by calling the NI-DAQ calibration function.

To externally calibrate your device, be sure to use a very accurate external reference. Use a reference that is several times more accurate than the device itself.
Other Considerations

The CalDACs adjust the gain error of each analog output channel by adjusting the value of the reference voltage supplied to that channel. This calibration mechanism is designed to work only with the internal 10 V reference. Thus, in general, it is not possible to calibrate the analog output gain error when using an external reference. In this case, it is advisable to account for the nominal gain error of the analog output channel either in software or with external hardware. See Appendix A, Specifications, for analog output gain error information.
Specifications

This appendix individually lists the specifications of each bus type and are typical at 25 °C.

PCI and PXI Buses

Analog Input

**Input Characteristics**

Number of channels ............................... 16 single-ended or 8 differential (software-selectable per channel)

Type of ADC.......................................... Successive approximation

Resolution .............................................. 12 bits, 1 in 4,096

Sampling rate ......................................... 200 kS/s guaranteed

Input signal ranges ............................... Bipolar only

<table>
<thead>
<tr>
<th>Board Gain (Software-Selectable)</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>±10 V</td>
</tr>
<tr>
<td>1</td>
<td>±5 V</td>
</tr>
<tr>
<td>10</td>
<td>±500 mV</td>
</tr>
<tr>
<td>100</td>
<td>±50 mV</td>
</tr>
</tbody>
</table>

Input coupling ........................................ DC

Max working voltage
(signal + common mode) ....................... Each input should remain within ±11 V of ground
### Overvoltage protection

<table>
<thead>
<tr>
<th>Signal</th>
<th>Powered On</th>
<th>Powered Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACH&lt;0..15&gt;</td>
<td>±42</td>
<td>±35</td>
</tr>
<tr>
<td>AISENSE</td>
<td>±40</td>
<td>±25</td>
</tr>
</tbody>
</table>

### FIFO buffer size
- 512 S

### Data transfers
- DMA, interrupts, programmed I/O

### DMA modes
- Scatter-gather
  - (single transfer, demand transfer)

### Configuration memory size
- 512 words

## Accuracy Information

<table>
<thead>
<tr>
<th>Nominal Range (V)</th>
<th>Absolute Accuracy</th>
<th>Relative Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>% of Reading</td>
<td>Noise + Quantization</td>
</tr>
<tr>
<td>Positive FS</td>
<td>Negative FS</td>
<td>24 Hours</td>
</tr>
<tr>
<td>10</td>
<td>–10</td>
<td>0.0872</td>
</tr>
<tr>
<td>5</td>
<td>–5</td>
<td>0.0272</td>
</tr>
<tr>
<td>0.5</td>
<td>–0.5</td>
<td>0.0872</td>
</tr>
<tr>
<td>0.05</td>
<td>–0.05</td>
<td>0.0872</td>
</tr>
</tbody>
</table>

**Note:** Accuracies are valid for measurements following an internal E Series calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings. Measurement accuracies are listed for operational temperatures within ±1 °C of internal calibration temperature and ±10 °C of external or factory-calibration temperature. One-year calibration interval recommended. The Absolute Accuracy at Full Scale calculations were performed for a maximum range input voltage (for example, 10 V for the ±10 V range) after one year, assuming 100 pt averaging of data.
Appendix A Specifications for PCI and PXI Buses

Transfer Characteristics

Relative accuracy ............................................ ±0.5 LSB typ dithered, ±1.5 LSB max undithered

DNL ............................................................ ±0.5 LSB typ, ±1.0 LSB max

No missing codes .......................................... 12 bits, guaranteed

Offset error

  Pregain error after calibration ........ ±12 µV max
  Pregain error before calibration ...... ±28 mV max
  Postgain error after calibration ...... ±0.5 mV max
  Postgain error before calibration ... ±100 mV max

Gain error (relative to calibration reference)

  After calibration (gain = 1) .............. ±0.02% of reading max
  Before calibration .......................... ±2.75% of reading max

Gain ≠ 1 with gain error

  adjusted to 0 at gain = 1 ............... ±0.05% of reading max

Amplifier Characteristics

Input impedance

  Normal powered on .................. 100 GΩ in parallel with 100 pF
  Powered off .......................... 4 kΩ min
  Overload ........................................ 4 kΩ min

Input bias current ...................................... ±200 pA

Input offset current .................................. ±100 pA

CMRR (DC to 60 Hz)

  Gain 0.5, 1.0 .................................. 85 dB
  Gain 10, 100 ................................. 90 dB
Appendix A Specifications for PCI and PXI Buses

**Dynamic Characteristics**

**Bandwidth**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small (−3 dB)</td>
<td>500 kHz</td>
</tr>
<tr>
<td>Large (1% THD)</td>
<td>225 kHz</td>
</tr>
</tbody>
</table>

Settling time for full-scale step.............5 µs max to ±1.0 LSB accuracy

System noise (LSB rms, not including quantization)

<table>
<thead>
<tr>
<th>Gain</th>
<th>Dither Off</th>
<th>Dither On</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5 to 10</td>
<td>0.1</td>
<td>0.6</td>
</tr>
<tr>
<td>100</td>
<td>0.7</td>
<td>0.8</td>
</tr>
</tbody>
</table>

Crosstalk ........................................−60 dB, DC to 100 kHz

**Stability**

Recommended warm-up time.............15 min.

Offset temperature coefficient

Pregain .............................................±15 µV/°C

Postgain ...........................................±240 µV/°C

Gain temperature coefficient ............±20 ppm/°C

**Analog Output**

- 6024E and 6025E only

**Output Characteristics**

Number of channels .........................2 voltage

Resolution .........................................12 bits, 1 in 4,096

Max update rate

DMA ...............................................10 kHz, system dependent

Interrupts .......................................1 kHz, system dependent

Type of DAC .....................................Double buffered, multiplying
FIFO buffer size................................. None

Data transfers .................................... DMA, interrupts, programmed I/O

DMA modes................................. Scatter-gather (Single transfer, demand transfer)

### Accuracy Information

<table>
<thead>
<tr>
<th>Nominal Range (V)</th>
<th>Absolute Accuracy</th>
<th>24 Hours</th>
<th>90 Days</th>
<th>1 Year</th>
<th>Offset (mV)</th>
<th>Temp Drift (%/°C)</th>
<th>Absolute Accuracy at Full Scale (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Positive FS</td>
<td>Negative FS</td>
<td>0.0177</td>
<td>0.0197</td>
<td>0.0219</td>
<td>5.93</td>
<td>0.0005</td>
<td>8.127</td>
</tr>
</tbody>
</table>

**Note:** Temp Drift applies only if ambient is greater than ±10 °C of previous external calibration.

### Transfer Characteristics

Relative accuracy (INL)

- After calibration ....................... ±0.3 LSB typ, ±0.5 LSB max
- Before calibration ...................... ±4 LSB max

DNL

- After calibration ....................... ±0.3 LSB typ, ±1.0 LSB max
- Before calibration ...................... ±3 LSB max

Monotonicity........................................ 12 bits, guaranteed after calibration

Offset error

- After calibration ....................... ±1.0 mV max
- Before calibration ...................... ±200 mV max

Gain error (relative to internal reference)

- After calibration ....................... ±0.01% of output max
- Before calibration ...................... ±0.75% of output max
**Voltage Output**

Range .......................................................... ± 10 V

Output coupling .............................................. DC

Output impedance .......................................... 0.1 Ω max

Current drive .................................................. ±5 mA max

Protection ..................................................... Short-circuit to ground

Power-on state (steady state) ......................... ±200 mV

Initial power-up glitch
   Magnitude .............................................. ±1.1 V
   Duration ............................................... 2.0 ms

Power reset glitch
   Magnitude .............................................. ±2.2 V
   Duration ............................................... 4.2 µs

**Dynamic Characteristics**

Settling time for full-scale step .............. 10 µs to ±0.5 LSB accuracy

Slew rate ...................................................... 10 V/µs

Noise ........................................................... 200 µVrms, DC to 1 MHz

Midscale transition glitch
   Magnitude .............................................. ±45 mV
   Duration ............................................... 2.0 µs

**Stability**

Offset temperature coefficient .................. ±50 µV/°C

Gain temperature coefficient ...................... ±25 ppm/°C
Digital I/O

Number of channels

- 6025E .............................................. 32 input/output
- 6023E and 6024E............................ 8 input/output

Compatibility ......................................... TTL/CMOS

**DIO<0..7>**

Digital logic levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input low voltage</td>
<td>0 V</td>
<td>0.8 V</td>
</tr>
<tr>
<td>Input high voltage</td>
<td>2 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Input low current (V&lt;sub&gt;in&lt;/sub&gt; = 0 V)</td>
<td>—</td>
<td>-320 μA</td>
</tr>
<tr>
<td>Input high current (V&lt;sub&gt;in&lt;/sub&gt; = 5 V)</td>
<td>—</td>
<td>10 μA</td>
</tr>
<tr>
<td>Output low voltage (I&lt;sub&gt;OL&lt;/sub&gt; = 24 mA)</td>
<td>—</td>
<td>0.4 V</td>
</tr>
<tr>
<td>Output high voltage (I&lt;sub&gt;OH&lt;/sub&gt; = 13 mA)</td>
<td>4.35 V</td>
<td>—</td>
</tr>
</tbody>
</table>

Power-on state ......................................... Input (High-Z), 50 kΩ pull up to +5 VDC

Data transfers ......................................... Programmed I/O

**PA<0..7>, PB<0..7>, PC<0..7>**

- 6025E only

Digital logic levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input low voltage</td>
<td>0 V</td>
<td>0.8 V</td>
</tr>
<tr>
<td>Input high voltage</td>
<td>2.2 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Input low current (V&lt;sub&gt;in&lt;/sub&gt; = 0 V, 100 kΩ pull up)</td>
<td>—</td>
<td>-75 μA</td>
</tr>
<tr>
<td>Input high current (V&lt;sub&gt;in&lt;/sub&gt; = 5 V, 100 kΩ pull up)</td>
<td>—</td>
<td>10 μA</td>
</tr>
<tr>
<td>Output low voltage (I&lt;sub&gt;OL&lt;/sub&gt; = 2.5 mA)</td>
<td>—</td>
<td>0.4 V</td>
</tr>
<tr>
<td>Output high voltage (I&lt;sub&gt;OH&lt;/sub&gt; = 2.5 mA)</td>
<td>3.7 V</td>
<td>—</td>
</tr>
</tbody>
</table>
Appendix A Specifications for PCI and PXI Buses

Handshaking ...........................................2-wire

Power-on state

PA<0..7> .........................................Input (High-Z),
100 kΩ pull-up to +5 VDC

PB<0..7> ........................................Input (High-Z),
100 kΩ pull-up to +5 VDC

PC<0..7> .........................................Input (High-Z),
100 kΩ pull-up to +5 VDC

Data transfers ..............................................Interrupts, programmed I/O

Timing I/O

Number of channels ..................................2 up/down counter/timers,
1 frequency scaler

Resolution

Counter/timers ........................................24 bits
Frequency scalers .....................................4 bits

Compatibility ........................................TTL/CMOS

Base clocks available

Counter/timers ........................................20 MHz, 100 kHz
Frequency scalers ....................................10 MHz, 100 kHz

Base clock accuracy ...................................±0.01%

Max source frequency ...............................20 MHz

Min source pulse duration .........................10 ns in edge-detect mode

Min gate pulse duration ............................10 ns in edge-detect mode

Data transfers .........................................DMA, interrupts,
programmed I/O

DMA modes .............................................Scatter-gather
(single transfer, demand transfer)
Triggers

**Digital Trigger**
- **Compatibility**: TTL
- **Response**: Rising or falling edge
- **Pulse width**: 10 ns min

**RTSI**
- **Trigger lines**: 7

Calibration

- **Recommended warm-up time**: 15 min
- **Interval**: 1 year
- **External calibration reference**: > 6 and < 10 V
- **Onboard calibration reference**:
  - **Level**: 5.000 V (±3.5 mV) (actual value stored in EEPROM)
  - **Temperature coefficient**: ±5 ppm/°C max
  - **Long-term stability**: ±15 ppm/√1,000 h

Power Requirement

- **+5 VDC (±5%)**: 0.7 A

**Note**  Excludes power consumed through Vcc available at the I/O connector.

- **Power available at I/O connector**: +4.65 to +5.25 VDC at 1 A

Physical

- **Dimensions (not including connectors)**
  - PCI devices: 17.5 by 10.6 cm (6.9 by 4.2 in.)
  - PXI devices: 16.0 by 10.0 cm (6.3 by 3.9 in.)
Appendix A Specifications for PCI and PXI Buses

I/O connector
6023E/6024E ...................................68-pin male SCSI-II type
6025E...............................................100-pin female 0.05D type

Operating Environment

Ambient temperature .........................0 to 55 °C
Relative humidity ..............................10 to 90% noncondensing

♦ PXI-6025E only

Functional shock...............................MIL-T-28800 E Class 3 (per
Section 4.5.5.4.1) Half-sine shock
pulse, 11 ms duration, 30 g peak,
30 shocks per face

Operational random vibration ..............5 to 500 Hz, 0.31 g RMS, 3 axes

Storage Environment

Ambient temperature ............................–20 to 70 °C
Relative humidity ..............................5% to 95% noncondensing

♦ PXI-6025E only

Non-operational random vibration .......5 to 500 Hz, 2.5 g RMS, 3 axes

Note Random vibration profiles for the PXI-6025E were developed in accordance with
MIL-T-28800E and MIL-STD-810E Method 514. Test levels exceed those recommended
in MIL-STD-810E for Category 1, Basic Transportation.
PCMCIA Bus

Analog Input

Input Characteristics

Number of channels ......................... 16 single-ended or 8 differential (software-selectable per channel)

Type of ADC........................................ Successive approximation

Resolution ......................................... 12 bits, 1 in 4,096

Sampling rate ..................................... 200 kS/s guaranteed

Input signal ranges .......................... Bipolar only

<table>
<thead>
<tr>
<th>Board Gain (Software-Selectable)</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>±10 V</td>
</tr>
<tr>
<td>1</td>
<td>±5 V</td>
</tr>
<tr>
<td>10</td>
<td>±500 mV</td>
</tr>
<tr>
<td>100</td>
<td>±50 mV</td>
</tr>
</tbody>
</table>

Input coupling .................................. DC

Max working voltage
(signal + common mode) .................... Each input should remain within ±11 V of ground

Overvoltage protection

<table>
<thead>
<tr>
<th>Signal</th>
<th>Powered On</th>
<th>Powered Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACH&lt;0..15&gt;</td>
<td>±42</td>
<td>±35</td>
</tr>
<tr>
<td>AISENSE</td>
<td>±40</td>
<td>±25</td>
</tr>
</tbody>
</table>

FIFO buffer size.............................. 2048 S

Data transfers .................................. Interrupts, programmed I/O

Configuration memory size.................. 512 words
Accuracy Information

<table>
<thead>
<tr>
<th>Nominal Range (V)</th>
<th>Absolute Accuracy</th>
<th>Relative Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>% of Reading</td>
<td>Noise + Quantization (mV)</td>
</tr>
<tr>
<td>Positive FS</td>
<td>Negative FS</td>
<td>Offset (mV)</td>
</tr>
<tr>
<td>10</td>
<td>–10</td>
<td>0.0872</td>
</tr>
<tr>
<td>5</td>
<td>–5</td>
<td>0.0272</td>
</tr>
<tr>
<td>0.5</td>
<td>–0.5</td>
<td>0.0872</td>
</tr>
<tr>
<td>0.05</td>
<td>–0.05</td>
<td>0.0872</td>
</tr>
</tbody>
</table>

Note: Accuracies are valid for measurements following an internal E Series calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings. Measurement accuracies are listed for operational temperatures within ±1 °C of internal calibration temperature and ±10 °C of external or factory calibration temperature.

Transfer Characteristics

Relative accuracy .....................................±0.5 LSB typ dithered,
±1.5 LSB max undithered

DNL ..................................................±0.75 LSB typ,
–0.9 to +1.5 LSB max

No missing codes ...................................12 bits, guaranteed

Offset error

Pregain error after calibration...........±12 µV max
Pregain error before calibration........±28 mV max
Postgain error after calibration ........±0.5 mV max
Postgain error before calibration .......±100 mV max

Gain error (relative to calibration reference)

After calibration (gain = 1).................±0.02% of reading max
Before calibration ............................±2.75% of reading max
Gain ≠ 1 with gain error
adjusted to 0 at gain = 1...............±0.05% of reading max
Amplifier Characteristics

Input impedance

- Normal powered on: 100 GΩ in parallel with 100 pF
- Powered off: 4 kΩ min
- Overload: 4 kΩ min

Input bias current: ±200 pA

Input offset current: ±100 pA

CMRR (DC to 60 Hz)

- Gain 0.5, 1.0: 85 dB
- Gain 10, 100: 90 dB

Dynamic Characteristics

Bandwidth

<table>
<thead>
<tr>
<th>Signal</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small (−3 dB)</td>
<td>500 kHz</td>
</tr>
<tr>
<td>Large (1% THD)</td>
<td>225 kHz</td>
</tr>
</tbody>
</table>

Settling time for full-scale step: 5 μs max to ±1.0 LSB accuracy

System noise (LSB_{rms}, not including quantization)

<table>
<thead>
<tr>
<th>Gain</th>
<th>Dither Off</th>
<th>Dither On</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5 to 1</td>
<td>0.10</td>
<td>0.65</td>
</tr>
<tr>
<td>10</td>
<td>0.45</td>
<td>0.65</td>
</tr>
<tr>
<td>100</td>
<td>0.70</td>
<td>0.90</td>
</tr>
</tbody>
</table>

Crosstalk: −60 dB, DC to 100 kHz

Stability

Recommended warm-up time: 30 min

Offset temperature coefficient

- Pregain: ±15 μV/°C
- Postgain: ±240 μV/°C
Gain temperature coefficient ..................±20 ppm/°C

**Analog Output**

**Output Characteristics**

Number of channels.........................2 voltage

Resolution....................................12 bits, 1 in 4,096

Max update rate
  Interrupts....................................1 kHz, system dependent

Type of DAC ..................................Double buffered, multiplying

FIFO buffer size..............................None

Data transfers..................................Interrupts, programmed I/O

**Accuracy Information**

<table>
<thead>
<tr>
<th>Nominal Range (V)</th>
<th>Absolute Accuracy</th>
<th>Absolute Accuracy at Full Scale (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>% of Reading</td>
<td>Offset (mV)</td>
</tr>
<tr>
<td>Positive FS</td>
<td>Negative FS</td>
<td>24 Hours</td>
</tr>
<tr>
<td>10</td>
<td>–10</td>
<td>0.0177</td>
</tr>
</tbody>
</table>

Note: Temp Drift applies only if ambient is greater than ±10 °C of previous external calibration.

**Transfer Characteristics**

Relative accuracy (INL)
  After calibration..........................±0.5 LSB typ, ±1.0 LSB max
  Before calibration ......................±4 LSB max

DNL
  After calibration..........................±0.5 LSB typ, ±1.0 LSB max
  Before calibration ......................±3 LSB max

Monotonicity ...............................12 bits, guaranteed after calibration
Offset error
After calibration .......................... ±1.0 mV max
Before calibration ....................... ±200 mV max

Gain error (relative to internal reference)
After calibration .......................... ±0.01% of output max
Before calibration ....................... ±0.75% of output max

Voltage Output
Range .............................................................. ±10 V
Output coupling ........................................ DC
Output impedance ................................. 0.1 Ω max
Current drive ............................................ ±5 mA max
Protection .................................................. Short-circuit to ground
Power-on state (steady state)................. ±200 mV

Initial power-up glitch
Magnitude .............................................. ±1.5 V
Duration ................................................. 1.0 s

Power reset glitch
Magnitude .............................................. ±1.5 V
Duration ................................................. 1.0 s

Dynamic Characteristics
Settling time for full-scale step ............ 10 µs to ±0.5 LSB accuracy
Slew rate .................................................. 10 V/µs
Noise ....................................................... 200 µVrms, DC to 1 MHz

Midscale transition glitch
Magnitude .............................................. ±20 mV
Duration ................................................. 2.5 µs
Stability
Offset temperature coefficient ..................±50 µV/°C
Gain temperature coefficient ....................±25 ppm/°C

Digital I/O
Number of channels ................................8 input/output
Compatibility ....................................TTL/CMOS

DIO<0..7>
Digital logic levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input low voltage</td>
<td>0 V</td>
<td>0.8 V</td>
</tr>
<tr>
<td>Input high voltage</td>
<td>2 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Input low current (V&lt;sub&gt;in&lt;/sub&gt; = 0 V)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input high current (V&lt;sub&gt;in&lt;/sub&gt; = 5 V)</td>
<td>—</td>
<td>10 µA</td>
</tr>
<tr>
<td>Output low voltage (I&lt;sub&gt;OL&lt;/sub&gt; = 24 mA)</td>
<td>—</td>
<td>0.4 V</td>
</tr>
<tr>
<td>Output high voltage (I&lt;sub&gt;OH&lt;/sub&gt; = 13 mA)</td>
<td>4.35 V</td>
<td>—</td>
</tr>
</tbody>
</table>

Power-on state ..................................Input (High-Z),
50 kΩ pull up to +5 VDC

Data transfers ...................................Programmed I/O

Timing I/O
Number of channels ............................2 up/down counter/timers,
1 frequency scaler

Resolution
Counter/timers ..................................24 bits
Frequency scalers ..............................4 bits
Compatibility ..................................TTL/CMOS
Base clocks available
  Counter/timers ................................ 20 MHz, 100 kHz
  Frequency scalers ................................ 10 MHz, 100 kHz

Base clock accuracy .................................. ±0.01%

Max source frequency ................................ 20 MHz

Min source pulse duration .................. 10 ns in edge-detect mode

Min gate pulse duration .................. 10 ns in edge-detect mode

Data transfers ............................................ Interrupts, programmed I/O

**Triggers**

**Digital Trigger**

Compatibility .................................... TTL

Response ............................................ Rising or falling edge

Pulse width .............................................. 10 ns min

**Calibration**

Recommended warm-up time .................. 30 min

Interval .............................................. 1 year

External calibration reference .............. > 6 and < 10 V

Onboard calibration reference
  Level .............................................. 5.000 V (±3.5 mV) (actual value stored in EEPROM)
  Temperature coefficient .................. ±5 ppm/°C max
  Long-term stability .................. ±15 ppm/√1,000 h

**Power Requirement**

+5 VDC (±5%) ........................................... 270 mA

**Note**  Excludes power consumed through Vcc available at the I/O connector.

Power available at I/O connector .......... +4.65 to +5.25 VDC at 0.75 A
Appendix A Specifications for PCMCIA Bus

Physical

PC card type............................................Type II
I/O connector ..........................................68-position VHDCI female connector

Environment

Operating temperature ............................0 to 40 °C with a maximum internal device temperature of 70 °C as measured by onboard temperature sensor.
Storage temperature ................................–20 to 70 °C
Relative humidity ....................................10 to 95% non-condensing
Custom Cabling and Optional Connectors

This appendix describes the various cabling and connector options for the DAQCard-6024E, PCI-6023E, PCI-6024E, PCI-6025E, and PXI-6025E devices.

Custom Cabling

National Instruments offers cables and accessories for you to prototype your application or to use if you frequently change device interconnections.

If you want to develop your own cable, however, use the following guidelines:

• For the analog input signals, shielded twisted-pair wires for each analog input pair yield the best results, assuming that you use differential inputs. Tie the shield for each signal pair to the ground reference at the source.

• Route the analog lines separately from the digital lines.

• When using a cable shield, use separate shields for the analog and digital parts of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

The following list gives recommended connectors that mate to the I/O connector on your device.

♦ PCI-6023E and PCI-6024E
  Honda 68-position, solder cup, female connector
  Honda backshell

♦ DAQCard-6024E
  Honda 68-Position, VHDCI
6025E

AMP 100-position IDC male connector
AMP backshell, 0.50 max O.D. cable
AMP backshell, 0.55 max O.D. cable

Mating connectors and a backshell kit for making custom 68-pin cables are available from National Instruments.

Optional Connectors

The following table shows the optional connector and cable assembly combinations you can use for each device.

<table>
<thead>
<tr>
<th>Device</th>
<th>Connector</th>
<th>Cable Assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI-6023E/6024E</td>
<td>68-Pin E Series</td>
<td>SH6868, R6868</td>
</tr>
<tr>
<td></td>
<td>50-Pin E Series</td>
<td>SH6850, R6850</td>
</tr>
<tr>
<td>DAQCard-6024E</td>
<td>68-Pin E Series</td>
<td>SHC68-68-EP, RC68-68</td>
</tr>
<tr>
<td></td>
<td>50-Pin E Series</td>
<td>68M-50F adapter plus SHC68-68-EP or RC68-68 cable</td>
</tr>
<tr>
<td>6025E</td>
<td>MIO-16 68-Pin, 68-Pin Extended Digital Input</td>
<td>SH1006868</td>
</tr>
<tr>
<td></td>
<td>50-Pin E Series, 50-Pin Extended Digital Input</td>
<td>RI005050</td>
</tr>
</tbody>
</table>
Figure B-1 shows the pin assignments for the 68-Pin E Series connector.

<table>
<thead>
<tr>
<th>Pin Assignment</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACH8</td>
<td>34 68</td>
</tr>
<tr>
<td>ACH1</td>
<td>33 67</td>
</tr>
<tr>
<td>AIGND</td>
<td>32 66</td>
</tr>
<tr>
<td>ACH10</td>
<td>31 65</td>
</tr>
<tr>
<td>ACH3</td>
<td>30 64</td>
</tr>
<tr>
<td>AIGND</td>
<td>29 63</td>
</tr>
<tr>
<td>ACH4</td>
<td>28 62</td>
</tr>
<tr>
<td>AIGND</td>
<td>27 61</td>
</tr>
<tr>
<td>ACH13</td>
<td>26 60</td>
</tr>
<tr>
<td>ACH6</td>
<td>25 59</td>
</tr>
<tr>
<td>AIGND</td>
<td>24 58</td>
</tr>
<tr>
<td>ACH15</td>
<td>23 57</td>
</tr>
<tr>
<td>DAC0OUT</td>
<td>22 56</td>
</tr>
<tr>
<td>DAC1OUT</td>
<td>21 55</td>
</tr>
<tr>
<td>RESERVED</td>
<td>20 54</td>
</tr>
<tr>
<td>DIO4</td>
<td>19 53</td>
</tr>
<tr>
<td>DGND</td>
<td>18 52</td>
</tr>
<tr>
<td>DIO1</td>
<td>17 51</td>
</tr>
<tr>
<td>DIO6</td>
<td>16 50</td>
</tr>
<tr>
<td>DGND</td>
<td>15 49</td>
</tr>
<tr>
<td>+5 V</td>
<td>14 48</td>
</tr>
<tr>
<td>DGND</td>
<td>13 47</td>
</tr>
<tr>
<td>DGND</td>
<td>12 46</td>
</tr>
<tr>
<td>PFI0/TRIG1</td>
<td>11 45</td>
</tr>
<tr>
<td>PFI1/TRIG2</td>
<td>10 44</td>
</tr>
<tr>
<td>DGND</td>
<td>9 43</td>
</tr>
<tr>
<td>+5 V</td>
<td>8 42</td>
</tr>
<tr>
<td>DGND</td>
<td>7 41</td>
</tr>
<tr>
<td>PFI5/UPDATE*</td>
<td>6 40</td>
</tr>
<tr>
<td>PFI6/WFTRIG</td>
<td>5 39</td>
</tr>
<tr>
<td>DGND</td>
<td>4 38</td>
</tr>
<tr>
<td>PFI9/GPCTR0_GATE</td>
<td>3 37</td>
</tr>
<tr>
<td>GPCTR0_OUT</td>
<td>2 36</td>
</tr>
<tr>
<td>FREQ_OUT</td>
<td>1 35</td>
</tr>
<tr>
<td>ACH0</td>
<td></td>
</tr>
<tr>
<td>AIGND</td>
<td></td>
</tr>
<tr>
<td>ACH9</td>
<td></td>
</tr>
<tr>
<td>ACH2</td>
<td></td>
</tr>
<tr>
<td>AIGND</td>
<td></td>
</tr>
<tr>
<td>ACH11</td>
<td></td>
</tr>
<tr>
<td>AISENSE</td>
<td></td>
</tr>
<tr>
<td>ACH12</td>
<td></td>
</tr>
<tr>
<td>ACH5</td>
<td></td>
</tr>
<tr>
<td>AIGND</td>
<td></td>
</tr>
<tr>
<td>ACH14</td>
<td></td>
</tr>
<tr>
<td>ACH7</td>
<td></td>
</tr>
<tr>
<td>AIGND</td>
<td></td>
</tr>
<tr>
<td>AOGND</td>
<td></td>
</tr>
<tr>
<td>DIO0</td>
<td></td>
</tr>
<tr>
<td>DIO5</td>
<td></td>
</tr>
<tr>
<td>DIO2</td>
<td></td>
</tr>
<tr>
<td>DIO7</td>
<td></td>
</tr>
<tr>
<td>DIO3</td>
<td></td>
</tr>
<tr>
<td>SCANCLK</td>
<td></td>
</tr>
<tr>
<td>EXTSTROBE*</td>
<td></td>
</tr>
<tr>
<td>PFI2/CONVERT*</td>
<td></td>
</tr>
<tr>
<td>PFI3/GPCTR1_SOURCE</td>
<td></td>
</tr>
<tr>
<td>PFI4/GPCTR1_GATE</td>
<td></td>
</tr>
<tr>
<td>GPCTR1_OUT</td>
<td></td>
</tr>
<tr>
<td>PFI7/STARTSCAN</td>
<td></td>
</tr>
<tr>
<td>PFI8/GPCTR0_SOURCE</td>
<td></td>
</tr>
<tr>
<td>DGND</td>
<td></td>
</tr>
<tr>
<td>DGND</td>
<td></td>
</tr>
</tbody>
</table>

1 Not available on the 6023E
Figure B-2 shows the pin assignments for the 68-pin extended digital input connector.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>N/C</td>
</tr>
<tr>
<td>3</td>
<td>N/C</td>
</tr>
<tr>
<td>4</td>
<td>N/C</td>
</tr>
<tr>
<td>5</td>
<td>N/C</td>
</tr>
<tr>
<td>6</td>
<td>N/C</td>
</tr>
<tr>
<td>7</td>
<td>N/C</td>
</tr>
<tr>
<td>8</td>
<td>N/C</td>
</tr>
<tr>
<td>9</td>
<td>N/C</td>
</tr>
<tr>
<td>10</td>
<td>+5 V</td>
</tr>
<tr>
<td>11</td>
<td>PA0</td>
</tr>
<tr>
<td>12</td>
<td>PA1</td>
</tr>
<tr>
<td>13</td>
<td>PA2</td>
</tr>
<tr>
<td>14</td>
<td>PA3</td>
</tr>
<tr>
<td>15</td>
<td>PA4</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>PB0</td>
</tr>
<tr>
<td>21</td>
<td>PB1</td>
</tr>
<tr>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>PB4</td>
</tr>
<tr>
<td>24</td>
<td>PB5</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>PC0</td>
</tr>
<tr>
<td>28</td>
<td>PC1</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>PC2</td>
</tr>
<tr>
<td>32</td>
<td>PC3</td>
</tr>
<tr>
<td>33</td>
<td>PC5</td>
</tr>
<tr>
<td>34</td>
<td>PC6</td>
</tr>
<tr>
<td>35</td>
<td>N/C</td>
</tr>
<tr>
<td>36</td>
<td>N/C</td>
</tr>
<tr>
<td>37</td>
<td>N/C</td>
</tr>
<tr>
<td>38</td>
<td>N/C</td>
</tr>
<tr>
<td>39</td>
<td>N/C</td>
</tr>
<tr>
<td>40</td>
<td>N/C</td>
</tr>
<tr>
<td>41</td>
<td>N/C</td>
</tr>
<tr>
<td>42</td>
<td>N/C</td>
</tr>
<tr>
<td>43</td>
<td>N/C</td>
</tr>
<tr>
<td>44</td>
<td>GND</td>
</tr>
<tr>
<td>45</td>
<td>GND</td>
</tr>
<tr>
<td>46</td>
<td>PA0</td>
</tr>
<tr>
<td>47</td>
<td>PA1</td>
</tr>
<tr>
<td>48</td>
<td>PA2</td>
</tr>
<tr>
<td>49</td>
<td>PA3</td>
</tr>
<tr>
<td>50</td>
<td>PA4</td>
</tr>
<tr>
<td>51</td>
<td>GND</td>
</tr>
<tr>
<td>52</td>
<td>PA7</td>
</tr>
<tr>
<td>53</td>
<td>GND</td>
</tr>
<tr>
<td>54</td>
<td>GND</td>
</tr>
<tr>
<td>55</td>
<td>PB2</td>
</tr>
<tr>
<td>56</td>
<td>PB3</td>
</tr>
<tr>
<td>57</td>
<td>GND</td>
</tr>
<tr>
<td>58</td>
<td>GND</td>
</tr>
<tr>
<td>59</td>
<td>PB5</td>
</tr>
<tr>
<td>60</td>
<td>PB6</td>
</tr>
<tr>
<td>61</td>
<td>GND</td>
</tr>
<tr>
<td>62</td>
<td>PC1</td>
</tr>
<tr>
<td>63</td>
<td>GND</td>
</tr>
<tr>
<td>64</td>
<td>GND</td>
</tr>
<tr>
<td>65</td>
<td>GND</td>
</tr>
<tr>
<td>66</td>
<td>GND</td>
</tr>
<tr>
<td>67</td>
<td>PC4</td>
</tr>
<tr>
<td>68</td>
<td>PC7</td>
</tr>
</tbody>
</table>

**Figure B-2.** 68-Pin Extended Digital Input Connector Pin Assignments
Figure B-3 shows the pin assignments for the 50-pin E Series connector.

![50-Pin E Series Connector Pin Assignments](image)

**Figure B-3.** 50-Pin E Series Connector Pin Assignments

1 Not available on the 6023E
Figure B-4 shows the pin assignments for the 50-pin extended digital input connector.

| Pin | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
|-----|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| PC7 | 1 | 2 | GND |
| PC6 | 3 | 4 | GND |
| PC5 | 5 | 6 | GND |
| PC4 | 7 | 8 | GND |
| PC3 | 9 | 10| GND |
| PC2 | 11| 12| GND |
| PC1 | 13| 14| GND |
| PC0 | 15| 16| GND |
| PB7 | 17| 18| GND |
| PB6 | 19| 20| GND |
| PB5 | 21| 22| GND |
| PB4 | 23| 24| GND |
| PB3 | 25| 26| GND |
| PB2 | 27| 28| GND |
| PB1 | 29| 30| GND |
| PB0 | 31| 32| GND |
| PA7 | 33| 34| GND |
| PA6 | 35| 36| GND |
| PA5 | 37| 38| GND |
| PA4 | 39| 40| GND |
| PA3 | 41| 42| GND |
| PA2 | 43| 44| GND |
| PA1 | 45| 46| GND |
| PA0 | 47| 48| GND |
| +5 V| 49| 50| GND |

**Figure B-4.** 50-Pin Extended Digital Input Connector Pin Assignments
Common Questions

This appendix contains a list of commonly asked questions and their answers relating to usage and special features of your device.

General Information

What is the DAQ-STC?
The DAQ-STC is the system timing control application-specific integrated circuit (ASIC) designed by National Instruments and is the backbone of the E Series devices. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into the following three groups:

- Analog input—two 24-bit, two 16-bit counters
- Analog output—three 24-bit, one 16-bit counters
- General-purpose counter/timer functions—two 24-bit counters

You can configure the groups independently with timing resolutions of 50 ns or 10 µs. With the DAQ-STC, you can interconnect a wide variety of internal timing signals to other internal blocks. The interconnection scheme is quite flexible and completely software configurable. New capabilities such as buffered pulse generation, equivalent time sampling, and seamless changing of the sampling rate are possible.

What does sampling rate mean to me?
It means that this is the fastest you can acquire data on your device and still achieve accurate results. For example, these devices have a sampling rate of 200 kS/s. This sampling rate is aggregate—one channel at 200 kS/s or two channels at 100 kS/s per channel illustrates the relationship.

What type of 5 V protection do the devices have?
The PCI and PXI devices have 5 V lines equipped with a self-resetting 1 A fuse. The PCMCIA cards have 5 V lines equipped with a self-resetting 0.75 A fuse.
Installation and Configuration

How do I set the base address for my device?
The base address of your device is assigned automatically through the PCI/PXI bus protocol. This assignment is completely transparent to you.

What jumpers should I be aware of when configuring my E Series device?
The E Series devices are jumperless and switchless.

Which National Instruments document should I read first to get started using DAQ software?
Your NI-DAQ or application software release notes documentation is always the best starting place.

What version of NI-DAQ must I have to use my 6023E/6024E/6025E?
You must have NI-DAQ for PC Compatibles version 6.5 or higher to use a PCI a PXI device. To use the DAQCard-6024E you must have NI-DAQ for PC compatibles version 6.9 or higher.

Analog Input and Output

I’m using my device in differential analog input mode and I have connected a differential input signal, but my readings are random and drift rapidly. What’s wrong?
Check your ground-reference connections. Your signal can be referenced to a level that is considered floating with reference to the device ground reference. Even if you are in differential mode, you must still reference the signal to the same ground level as the board reference. There are various methods of achieving this while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in Chapter 4, Signal Connections.

I’m using the DACs to generate a waveform, but I discovered with a digital oscilloscope that there are glitches on the output signal. Is this normal?
When it switches from one voltage to another, any DAC produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the D/A code switches. You can build a lowpass
Can I synchronize a one-channel analog input data acquisition with a one-channel analog output waveform generation on my PCI E Series device?

Yes. One way to accomplish this is to use the waveform generation timing pulses to control the analog input data acquisition. To do this, follow steps 1 through 4 below, in addition to the usual steps for data acquisition and waveform generation configuration.

1. Enable the PFI5 line for output, as follows:
   - If you are using NI-DAQ, call `Select_Signal(deviceNumber, ND_PFI_5, ND_OUT_UPDATE, ND_HIGH_TO_LOW)`.
   - If you are using LabVIEW, invoke the Route Signal VI with the signal name set to PFI5 and the signal source set to AO Update.

2. Set up data acquisition timing so that the timing signal for A/D conversion comes from PFI5, as follows:
   - If you are using NI-DAQ, call `Select_Signal(deviceNumber, ND_IN_CONVERT, ND_PFI_5, ND_HIGH_TO_LOW)`.
   - If you are using LabVIEW, invoke AI Clock Config VI with clock source code set to PFI pin, high to low, and clock source string set to 5.

3. Initiate analog input data acquisition, which starts only when the analog output waveform generation starts.

4. Initiate analog output waveform generation.

Timing and Digital I/O

What types of triggering can be hardware-implemented on my device?

Digital triggering is hardware-supported on every device.

Will the counter/timer applications that I wrote previously work with the DAQ-STC?

If you are using NI-DAQ with LabVIEW, some of your applications drawn using the CTR VIs will still run. However, there are many differences in the counters between the E Series and other devices; the counter numbers are different, timebase selections are different, and the DAQ-STC counters are...
24-bit counters (unlike the 16-bit counters on devices without the DAQ-STC).

If you are using the NI-DAQ language interface or LabWindows/CVI, the answer is no, the counter/timer applications that you wrote previously will not work with the DAQ-STC. You must use the GPCTR functions; ICTR and CTR functions will not work with the DAQ-STC. The GPCTR functions have the same capabilities as the ICTR and CTR functions, plus more, but you must rewrite the application with the GPCTR function calls.

**I am using one of the general-purpose counter/timers on my device, but I do not see the counter/timer output on the I/O connector. What am I doing wrong?**

If you are using the NI-DAQ language interface or LabWindows/CVI, you must configure the output line to output the signal to the I/O connector. Use the `Select_Signal` call in NI-DAQ to configure the output line. By default, all timing I/O lines except EXTSTROBE* are high impedance.

**What are the PFIs and how do I configure these lines?**

PFIs are programmable function inputs. These lines serve as connections to virtually all internal timing signals. If you are using the NI-DAQ language interface or LabWindows/CVI, use the `Select_Signal` function to route internal signals to the I/O connector, route external signals to internal timing sources, or tie internal timing signals together.

If you are using NI-DAQ with LabVIEW and you want to connect external signal sources to the PFI lines, you can use AI Clock Config, AI Trigger Config, AO Clock Config, AO Trigger and Gate Config, CTR Mode Config, and CTR Pulse Config advanced level VIs to indicate which function the connected signal serves. Use the Route Signal VI to enable the PFI lines to output internal signals.

⚠️ **Caution** If you enable a PFI line for output, do not connect any external signal source to it; if you do, you can damage the device, the computer, and the connected equipment.

**What are the power-on states of the PFI and DIO lines on the I/O connector?**

At system power-on and reset, both the PFI and DIO lines are set to high impedance by the hardware. This means that the device circuitry is not actively driving the output either high or low. However, these lines can have pull-up or pull-down resistors connected to them as shown in Table 4-3, *I/O Signal Summary*. These resistors weakly pull the output to either a logic high or logic low state. For example, DIO(0) is in the high impedance state.
after power on, and Table 4-3, *I/O Signal Summary*, shows that there is a 50 kΩ pull-up resistor. This pull-up resistor sets the DIO(0) pin to a logic high when the output is in a high impedance state.
Technical Support Resources

Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of ni.com.

NI Developer Zone

The NI Developer Zone at ni.com/zone is the essential resource for building measurement and automation systems. At the NI Developer Zone, you can easily access the latest example programs, system configurators, tutorials, technical news, as well as a community of developers ready to share their own techniques.

Customer Education

National Instruments provides a number of alternatives to satisfy your training needs, from self-paced tutorials, videos, and interactive CDs to instructor-led hands-on courses at locations around the world. Visit the Customer Education section of ni.com for online course schedules, syllabi, training centers, and class registration.

System Integration

If you have time constraints, limited in-house technical resources, or other dilemmas, you may prefer to employ consulting or system integration services. You can rely on the expertise available through our worldwide network of Alliance Program members. To find out more about our Alliance system integration solutions, visit the System Integration section of ni.com.
Worldwide Support

National Instruments has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of ni.com. Branch office web sites provide up-to-date contact information, support phone numbers, e-mail addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. Phone numbers for our worldwide offices are listed at the front of this manual.
# Glossary

## Prefix Meanings Value

<table>
<thead>
<tr>
<th>Prefix</th>
<th>Meanings</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>p-</td>
<td>pico-</td>
<td>$10^{-12}$</td>
</tr>
<tr>
<td>n-</td>
<td>nano-</td>
<td>$10^{-9}$</td>
</tr>
<tr>
<td>µ-</td>
<td>micro-</td>
<td>$10^{-6}$</td>
</tr>
<tr>
<td>m-</td>
<td>milli-</td>
<td>$10^{-3}$</td>
</tr>
<tr>
<td>k-</td>
<td>kilo-</td>
<td>$10^3$</td>
</tr>
<tr>
<td>M-</td>
<td>mega-</td>
<td>$10^6$</td>
</tr>
<tr>
<td>G-</td>
<td>giga-</td>
<td>$10^9$</td>
</tr>
<tr>
<td>t-</td>
<td>tera-</td>
<td>$10^{12}$</td>
</tr>
</tbody>
</table>

## Numbers/Symbols

- $\circ$ degree
- $>$ greater than
- $<$ less than
- $-$ negative of, or minus
- $\Omega$ ohm
- $/\per$ per
- $\%$ percent
- $\pm$ plus or minus
- $+$ positive of, or plus
- $\sqrt{}$ square root of
- $+5\text{ V}$ $+5\text{ VDC source signal}$
Glossary

A

A  amperes
AC  alternating current
ACH  analog input channel signal
A/D  analog-to-digital
ADC  analog-to-digital converter—an electronic device, often an integrated circuit, that converts an analog voltage to a digital number
ADC resolution  the resolution of the ADC, which is measured in bits. An ADC with 16 bits has a higher resolution, and thus a higher degree of accuracy, than a 12-bit ADC.
AI  analog input
AIGATE  analog input gate signal
AIGND  analog input ground signal
AISENSE  analog input sense signal
ANSI  American National Standards Institute
AO  analog output
AOGND  analog output ground signal
ASIC  Application-Specific Integrated Circuit—a proprietary semiconductor component designed and manufactured to perform a set of specific functions for a specific customer

B

base address  a memory address that serves as the starting address for programmable registers. All other addresses are located by adding to the base address.
bipolar  a voltage range spanning both negative and positive voltages
breakdown voltage  the voltage high enough to cause breakdown of optical isolation, semiconductors, or dielectric materials. Also see working voltage.
bus: the group of conductors that interconnect individual circuitry in a computer. Typically, a bus is the expansion interface to which I/O or other devices are connected. Examples of PC buses are the ISA bus and PCI bus.

bus master: a type of a plug-in board or controller with the ability to read and write devices on the computer bus.

C

Celsius

channel: pin or wire lead to which you apply, or from which you read, an analog or digital signal. Analog signals can be single-ended or differential. For digital signals, channels are grouped to form ports.

CMRR: common-mode rejection ratio—a measure of the ability of a differential amplifier to reject interference from a common-mode signal, usually expressed in decibels (dB).

CONVERT*: convert signal

counter/timer: a circuit that counts external pulses or clock pulses (timing)

crosstalk: an unwanted signal on one channel due to an input on a different channel

CTR: counter

current drive capability: the amount of current a digital or analog output channel is capable of sourcing or sinking while still operating within voltage range specifications

D

digital-to-analog

DAC: D/A converter—an electronic device, often an integrated circuit, that converts a digital number into a corresponding analog voltage or current

DAC0OUT: analog channel 0 output signal

DAC1OUT: analog channel 1 output signal
<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAQ</td>
<td>data acquisition—(1) collecting and measuring electrical signals from sensors, transducers, and test probes or fixtures and processing the measurement data using a computer; (2) collecting and measuring the same kinds of electrical signals with A/D and/or DIO boards plugged into a computer, and possibly generating control signals with D/A and/or DIO boards in the same computer</td>
</tr>
<tr>
<td>dB</td>
<td>decibel—the unit for expressing a logarithmic measure of the ratio of two signal levels: dB=20log_{10} \frac{V_1}{V_2}, for signals in volts</td>
</tr>
<tr>
<td>DC</td>
<td>direct current</td>
</tr>
<tr>
<td>DGND</td>
<td>digital ground signal</td>
</tr>
<tr>
<td>DIFF</td>
<td>differential input configuration</td>
</tr>
<tr>
<td>differential amplifier</td>
<td>an amplifier with two input terminals, neither of which are tied to a ground reference, whose voltage difference is amplified</td>
</tr>
<tr>
<td>differential input</td>
<td>the two-terminal input to a differential amplifier</td>
</tr>
<tr>
<td>DIO</td>
<td>digital input/output</td>
</tr>
<tr>
<td>dithering</td>
<td>the addition of Gaussian noise to an analog input signal</td>
</tr>
<tr>
<td>DMA</td>
<td>direct memory access—a method by which data can be transferred to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer memory.</td>
</tr>
<tr>
<td>DNL</td>
<td>differential nonlinearity—a measure in LSB of the worst-case deviation of code widths from their ideal value of 1 LSB</td>
</tr>
<tr>
<td>DO</td>
<td>digital output</td>
</tr>
<tr>
<td>drivers/driver software</td>
<td>software that controls a specific hardware device such as a DAQ device</td>
</tr>
<tr>
<td>EEPROM</td>
<td>electrically erasable programmable read-only memory—ROM that can be erased with an electrical signal and reprogrammed. Some SCXI modules contain an EEPROM to store measurement-correction coefficients.</td>
</tr>
</tbody>
</table>
electrostatically coupled propagating a signal by means of a varying electric field

EXTSTROBE external strobe signal

**F**

FIFO first-in first-out memory buffer

floating signal sources signal sources with voltage signals that are not connected to an absolute reference or system ground. Also called nonreferenced signal sources. Some common example of floating signal sources are batteries, transformers, or thermocouples.

FREQ_OUT frequency output signal

ft feet

**G**

g grams

gain the factor by which a signal is amplified, sometimes expressed in decibels

GATE gate signal

glitch an unwanted momentary deviation from a desired signal

GPCTR general purpose counter

GPCTR0_GATE general purpose counter 0 gate signal

GPCTR0_OUT general purpose counter 0 output signal

GPCTR0_SOURCE general purpose counter 0 clock source signal

GPCTR0_UP_DOWN general purpose counter 0 up down

GPCTR1_GATE general purpose counter 1 gate signal

GPCTR1_OUT general purpose counter 1 output signal

GPCTR1_SOURCE general purpose counter 1 clock source signal
GPCTR1_UP_DOWN  general purpose counter 1 up down
GPIB  General Purpose Interface bus, synonymous with HP-IB. The standard bus used for controlling electronic instruments with a computer. Also called IEEE 488 bus because it is defined by ANSI/IEEE Standards 488-1978, 488.1-1987, and 488.2-1987.
grounded measurement system  See RSE.

H
h  hour
hex  hexadecimal
Hz  hertz—cycles per second of a periodic signal

I
INL  integral nonlinearity—a measure in LSB of the worst-case deviation from the ideal A/D or D/A transfer characteristic of the analog I/O circuitry
input bias current  the current that flows into the inputs of a circuit
input impedance  the measured resistance and capacitance between the input terminals of a circuit
input offset current  the difference in the input bias currents of the two inputs of an instrumentation amplifier
instrumentation amplifier  a very accurate differential amplifier with a high input impedance
interrupt  a computer signal indicating that the CPU should suspend its current task to service a designated activity
I/O  input/output—the transfer of data to/from a computer system involving communications channels, operator interface devices, and/or data acquisition and control interfaces
I_{OH}  current, output high
I\textsubscript{OL} current, output low

IRQ interrupt request

**K**

k kilo—the standard metric prefix for 1,000, or $10^3$, used with units of measure such as volts, hertz, and meters

K kilo—the prefix for $1,024$, or $2^{10}$, used with B in quantifying data or computer memory

kS 1,000 samples

**L**

LabVIEW laboratory virtual instrument engineering workbench

LED light-emitting diode

library a file containing compiled object modules, each comprised of one or more functions, that can be linked to other object modules that make use of these functions. NIDAQMSC.LIB is a library that contains NI-DAQ functions. The NI-DAQ function set is broken down into object modules so that only the object modules that are relevant to your application are linked in, while those object modules that are not relevant are not linked.

linearity the adherence of device response to the equation $R = KS$, where $R =$ response, $S =$ stimulus, and $K =$ a constant

LSB least significant bit

**M**

MIO multifunction I/O

MSB most significant bit
Glossary

N

NI-DAQ
National Instruments driver software for DAQ hardware

noise
an undesirable electrical signal—Noise comes from external sources such as the AC power line, motors, generators, transformers, fluorescent lights, soldering irons, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors. Noise corrupts signals you are trying to send or receive.

NRSE
nonreferenced single-ended mode—all measurements are made with respect to a common measurement system reference, but the voltage at this reference can vary with respect to the measurement system ground

O

OUT
output pin—a counter output pin where the counter can generate various TTL pulse waveforms

P

PCI
Peripheral Component Interconnect—a high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations; it offers a theoretical maximum transfer rate of 132 Mbytes/s.

PFI
programmable function input

PFI0/TRIG1
PFI0/trigger 1

PFI1/TRIG2
PFI1/trigger 2

PFI2/CONVERT*
PFI2/convert

PFI3/GPCTR1_
SOURCE
PFI3/general purpose counter 1 source

PFI4/GPCTR1_GATE
PFI4/general purpose counter 1 gate

PFI5/UPDATE*
PFI5/update

PFI6/WFTRIG
PFI6/waveform trigger
Glossary

PFI7/STARTSCAN  PFI7/start of scan
PFI8/GPCTR0_  PFI8/general purpose counter 0 source
SOURCE
PFI9/GPCTR0_GATE  PFI9/general purpose counter 0 gate
PGIA  programmable gain instrumentation amplifier
port  (1) a digital port consisting of multiple I/O lines on a DAQ device
       (2) a serial or parallel interface connector on a PC
PPI  programmable peripheral interface
ppm  parts per million
pu  pullup
pulse trains  multiple pulses

Q
quantization error  the inherent uncertainty in digitizing an analog value due to the finite
resolution of the conversion process

R
referenced signal  signal sources with voltage signals that are referenced to a system ground,
sources  such as the earth or a building ground. Also called grounded signal sources.
resolution  the smallest signal increment that can be detected by a measurement
           system. Resolution can be expressed in bits, in proportions, or in percent
           of full scale. For example, a system has 12-bit resolution, one part in
           4,096 resolution, and 0.0244% of full scale.
ribbon cable  a flat cable in which the conductors are side by side
rise time  the difference in time between the 10% and 90% points of a system’s step
response
rms  root mean square—the square root of the average value of the square of the
      instantaneous signal amplitude; a measure of signal amplitude
RSE referenced single-ended mode—all measurements are made with respect to a common reference measurement system or a ground. Also called a grounded measurement system.

RTSI bus real-time system integration bus—the National Instruments timing bus that connects DAQ devices directly, by means of connectors on top of the devices, for precise synchronization of functions.

S

s seconds

S samples

sample counter the clock that counts the output of the channel clock, in other words, the number of samples taken. On boards with simultaneous sampling, this counter counts the output of the scan clock and hence the number of scans.

scan one or more analog samples taken at the same time, or nearly the same time. Typically, the number of input samples in a scan is equal to the number of channels in the input group. For example, one scan, acquires one new sample from every analog input channel in the group.

scan clock the clock controlling the time interval between scans.

scan rate the number of scans a system takes during a given time period, usually expressed in scans per second

SCXI Signal Conditioning eXtensions for Instrumentation

SE single-ended—a term used to describe an analog input that is measured with respect to a common ground

self-calibrating a property of a DAQ board that has an extremely stable onboard reference and calibrates its own A/D and D/A circuits without manual adjustments by the user

sensor a device that converts a physical phenomenon into an electrical signal

settling time the amount of time required for a voltage to reach its final value within specified accuracy limits

signal conditioning the manipulation of signals to prepare them for digitizing
SISOURCE | SI counter clock signal
software trigger | a programmed event that triggers an event such as data acquisition
software triggering | a method of triggering in which you simulate an analog trigger using software. Also called conditional retrieval.
SOURCE | source signal
S/s | samples per second—used to express the rate at which a DAQ board samples an analog signal
STARTSCAN | start scan signal
STC | system timing controller
synchronous | (1) hardware—a property of an event that is synchronized to a reference clock (2) software—a property of a function that begins an operation and returns only when the operation is complete
TC | terminal count—the highest value of a counter
THD | total harmonic distortion
THD+N | signal-to-THD plus noise—the ratio in decibels of the overall rms signal to the rms signal of harmonic distortion plus noise introduced
TRIG | trigger signal
trigger | any event that causes or starts some form of data capture
TTL | transistor-transistor logic
UI | update interval
unipolar | a signal range that is always positive (for example, 0 to +10 V)
UISOURCE | update interval counter clock signal
Glossary

update the output equivalent of a scan. One or more analog or digital output samples. Typically, the number of output samples in an update is equal to the number of channels in the output group. For example, one pulse from the update clock produces one update which sends one new sample to every analog output channel in the group.

update rate the number of output updates per second

V

volts

Vcc positive supply voltage

VDC volts direct current

VI virtual instrument—(1) a combination of hardware and/or software elements, typically used with a PC, that has the functionality of a classic stand-alone instrument (2) a LabVIEW software module (VI), which consists of a front panel user interface and a block diagram program

VIH volts, input high

VIL volts, input low

Vin volts in

Vm measured voltage

VOH volts, output high

VOL volts, output low

Vref reference voltage

Vrms volts, root mean square
W

waveform multiple voltage readings taken at a specific sampling rate
WFTRIG waveform generation trigger signal
working voltage the highest voltage that should be applied to a product in normal use, normally well under the breakdown voltage for safety margin. See also breakdown voltage.
Index

Numbers
+5 V signal
description (table), 4-4
self-resetting fuse, C-1
82C55A Programmable Peripheral Interface. See PPI (Programmable Peripheral Interface).
6023E/6024E/6025E devices. See also hardware overview; specifications.
block diagram, 3-1
features, 1-1 to 1-2
optional equipment, 1-5 to 1-6
requirements for getting started, 1-2 to 1-3
software programming choices, 1-3 to 1-5
National Instruments application software, 1-3 to 1-4
NI-DAQ driver software, 1-4 to 1-5
unpacking, 2-1
using PXI with CompactPCI, 1-2

A
ACH<0..15> signal
description (table), 4-4
signal summary (table), 4-7
ACK* signal
description (table), 4-26
mode 1 output timing (figure), 4-28
mode 2 bidirectional timing (figure), 4-29
acquisition timing connections. See DAQ timing connections.
AIGATE signal, 4-39
AIGND signal
analog input mode, 4-10
description (table), 4-4
signal summary (table), 4-7
AISENSE signal
description (table), 4-4
NRSE mode, 4-10
signal summary (table), 4-7
analog input
available input configurations (table), 3-3
common questions, C-2 to C-3
dithering, 3-4 to 3-5
input modes, 3-2 to 3-3
input range, 3-3
multichannel scanning considerations, 3-5 to 3-6
analog input signal connections, 4-8 to 4-19
common-mode signal rejection considerations, 4-19
differential connections, 4-13 to 4-16
ground-referenced signal sources, 4-14
nonreferenced or floating signal sources, 4-15 to 4-16
exceeding common-mode input ranges (caution), 4-10
PGIA (figure), 4-10
recommended input connections (figure), 4-12
summary of input connections (table), 4-12
types of signal sources, 4-8 to 4-9
floating signal sources, 4-9
ground-referenced signal sources, 4-9
analog input specifications
PCI and PXI buses, A-1 to A-4
accuracy information, A-2
amplifier characteristics, A-3
Index

dynamic characteristics, A-4
input characteristics, A-1 to A-2
stability, A-4
transfer characteristics, A-3
PCMCIA bus, A-11 to A-14
accuracy information, A-12
amplifier characteristics, A-13
dynamic characteristics, A-13
input characteristics, A-11
stability, A-13 to A-14
transfer characteristics, A-12
analog output
analog output glitch, 3-6
common questions, C-2 to C-3
overview, 3-6
signal connections, 4-19 to 4-20
analog output specifications
PCI and PXI buses, A-4 to A-6
accuracy information, A-5
dynamic characteristics, A-6
output characteristics, A-4 to A-5
stability, A-6
transfer characteristics, A-5
voltage output, A-6
PCMCIA bus, A-14 to A-16
accuracy information, A-14
dynamic characteristics, A-15
output characteristics, A-14
stability, A-16
transfer characteristics, A-14 to A-15
voltage output, A-15
AOGND signal
analog output signal connections,
4-19 to 4-20
description (table), 4-4
signal summary (table), 4-7

B
bipolar input, 3-3
block diagrams
6023E/6024E/6025E devices, 3-1
DAQCard-6024E, 3-2

C
cables. See also I/O connectors.
custom cabling, B-1 to B-2
field wiring considerations, 4-49
optional equipment, 1-5
calibration, 5-1 to 5-3
adjusting gain error, 5-3
external calibration, 5-2
loading calibration constants, 5-1 to 5-2
self-calibration, 5-2
specifications
PCI and PXI buses, A-9
PCMCIA bus, A-17
charge injection, 3-6
clocks, device and RTSI, 3-9
commonly asked questions. See questions and answers.
common-mode signal rejection considerations, 4-19
CompactPCI products, using with PXI, 1-2
configuration
common questions, C-2
hardware configuration, 2-3
connectors. See I/O connectors.
conventions used in manual, xi-xii
CONVERT\* signal
DAQ timing connections, 4-38 to 4-39
signal routing (figure), 3-8
custom cabling, B-1 to B-2
customer education, D-1
DAC0OUT signal
- analog output signal connections, 4-19 to 4-20
- description (table), 4-4
- signal summary (table), 4-7

DAC1OUT signal
- analog output signal connections, 4-19 to 4-20
- description (table), 4-4
- signal summary (table), 4-7

DAQ timing connections, 4-32 to 4-40
- AIGATE signal, 4-39
- CONVERT* signal, 4-38 to 4-39
- EXSTROBE* signal, 4-33 to 4-34
- SCANCLK signal, 4-33
- SISOURCE signal, 4-40
- STARTSCAN signal, 4-33 to 4-34
- TRIG1 signal, 4-34 to 4-35
- TRIG2 signal, 4-35 to 4-36
- typical posttriggered acquisition (figure), 4-32
- typical pretriggered acquisition (figure), 4-33

DAQCard-6024E block diagram, 3-2

DATA signal
- description (table), 4-26
- mode 1 input timing (figure), 4-27
- mode 1 output timing (figure), 4-28
- mode 2 bidirectional timing (figure), 4-29

device and RTSI clocks, 3-9

DGND signal
- description (table), 4-4
- digital I/O signal connections, 4-20 to 4-21
- signal summary (table), 4-7

DIFF mode
- description (table), 3-3
- recommended configuration (figure), 4-12

 differential connections, 4-13 to 4-16
- ground-referenced signal sources, 4-14
- nonreferenced or floating signal sources, 4-15 to 4-16
- when to use, 4-13

digital I/O. See also PPI (Programmable Peripheral Interface).
- common questions, C-3 to C-5
- overview, 3-7
- signal connections, 4-20 to 4-22
  - block diagram of digital I/O connections (figure), 4-22
  - digital I/O connections (figure), 4-21

digital I/O specifications
- PCI and PXI buses, A-7 to A-8
- DIO<0..7>, A-7
- PA<0..7>, PB<0..7>, PC<0..7>, A-7
- PCMCIA bus, A-16
- DIO<0..7>, A-16

digital trigger specifications, A-9

DIO power-up state, changing to pulled low, 4-24 to 4-25

DIO<0..7> signal
- description (table), 4-4
- digital I/O signal connections, 4-20 to 4-21
- digital I/O specifications, A-7
- signal summary (table), 4-7
dithering, 3-4 to 3-5
documentation
  - conventions used in manual, xi-xii
  - related documentation, xii

EEPROM storage of calibration constants, 5-1

environment specifications
- PCI and PXI buses, A-10
- PCMCIA bus, A-18

environmental noise, 4-49
equipment, optional, 1-5 to 1-6
EXTSTROBE* signal
- DAQ timing connections, 4-33 to 4-34
- description (table), 4-5
- signal summary (table), 4-7

**F**

field wiring considerations, 4-49
floating signal sources
- description, 4-9
- differential connections, 4-15 to 4-16
- single-ended connections (RSE configuration), 4-18

FREQ_OUT signal
- description (table), 4-6
- general-purpose timing signal connections, 4-49
- signal summary (table), 4-8

frequently asked questions. See questions and answers.
fuse, self-resetting, C-1

**G**

gain error, adjusting, 5-3
general-purpose timing signal connections, 4-43 to 4-49
- FREQ_OUT signal, 4-49
- GPCTR0_GATE signal, 4-44 to 4-45
- GPCTR0_OUT signal, 4-45
- GPCTR0_SOURCE signal, 4-43 to 4-44
- GPCTR0_UP_DOWN signal, 4-45
- GPCTR1_GATE signal, 4-46 to 4-47
- GPCTR1_OUT signal, 4-47
- GPCTR1_SOURCE signal, 4-46
- GPCTR1_UP_DOWN signal, 4-47 to 4-49

glitch, analog output, 3-6
GPCTR0_GATE signal, 4-44 to 4-45

GPCTR0_OUT signal
- description (table), 4-6
- general-purpose timing signal connections, 4-45
- signal summary (table), 4-8

GPCTR0_SOURCE signal, 4-43 to 4-44
GPCTR0_UP_DOWN signal, 4-45
GPCTR1_GATE signal, 4-46 to 4-47
GPCTR1_OUT signal
- description (table), 4-5
- general-purpose timing signal connections, 4-47
- signal summary (table), 4-8

GPCTR1_SOURCE signal, 4-46
GPCTR1_UP_DOWN signal, 4-47 to 4-49
ground-referenced signal sources
- description, 4-9
- differential connections, 4-14
- single-ended connections (NRSE configuration), 4-18 to 4-19

**H**

hardware
- configuration, 2-3
- installation, 2-2 to 2-3
hardware overview
- analog input, 3-2 to 3-6
  - dithering, 3-4 to 3-5
  - input modes, 3-2 to 3-3
  - input range, 3-3
- analog output, 3-6
- block diagram
  - 6023E/6024E/6025E devices, 3-1
  - DAQCard-6024E, 3-2
digital I/O, 3-7
timing signal routing, 3-7 to 3-11
  - device and RTSI clocks, 3-9
  - programmable function inputs, 3-8 to 3-9
  - RTSI triggers, 3-9 to 3-11
I

IBF signal
description (table), 4-25
mode 1 input timing (figure), 4-27
mode 2 bidirectional timing (figure), 4-29
input modes, 3-2 to 3-3. See also analog input.
input range
exceeding common-mode input ranges
(caution), 4-10
measurement precision (table), 3-3
overview, 3-3
installation
common questions, C-2
hardware, 2-2 to 2-3
software, 2-1
unpacking 6023E/6024E/6025E, 2-1

INTR signal
description (table), 4-26
mode 1 input timing (figure), 4-27
mode 1 output timing (figure), 4-28
mode 2 bidirectional timing (figure), 4-29
I/O connectors, 4-1 to 4-8
exceeding maximum ratings
(warning), 4-1
I/O connector details (table), 4-1
optional connectors, B-2 to B-6
50-pin E Series connector pin assignments (figure), B-5
50-pin extended digital input connector pin assignments
(figure), B-6
68-pin E Series connector pin assignments (figure), B-3
68-pin extended digital input connector pin assignments
(figure), B-4
pin assignments (table)
6023E/6024E, 4-2
6025E, 4-3

L

LabVIEW and LabWindows/CVI application
software, 1-3 to 1-4

M

manual. See documentation.
Measurement Studio software, 1-3 to 1-4
mode 1 input timing (figure), 4-27
mode 1 output timing (figure), 4-28
mode 2 bidirectional timing (figure), 4-29
multichannel scanning
considerations, 3-5 to 3-6

N

NI Developer Zone, D-1
NI-DAQ driver software, 1-4 to 1-5
noise, environmental, 4-49
NRSE (nonreferenced single-ended) mode
configuration, 4-9 to 4-10
description (table), 3-3
differential connections, 4-15 to 4-16
recommended configuration
(figure), 4-12
single-ended connections for
ground-referenced signal
sources, 4-18 to 4-19

O

OBF* signal
description (table), 4-26
mode 1 output timing (figure), 4-28
mode 2 bidirectional timing (figure), 4-29
operating environment specifications
PCI and PXI buses, A-10
PCMCIA bus, A-18
optional equipment, 1-5 to 1-6
PA<0..7> signal
  description (table), 4-4
digital I/O specifications, A-7
  signal summary (table), 4-7
PB<0..7> signal
  description (table), 4-4
digital I/O specifications, A-7
  signal summary (table), 4-7
PC<0..7> signal
  description (table), 4-4
digital I/O specifications, A-7
  signal summary (table), 4-7
PCI and PXI bus specifications. See specifications.
PCMCIA bus specifications. See specifications.
PFI0/TRIG1 signal
  description (table), 4-5
  signal summary (table), 4-7
PFI1/TRIG2 signal
  description (table), 4-5
  signal summary (table), 4-7
PFI2/CONVERT* signal
  description (table), 4-5
  signal summary (table), 4-7
PFI3/GPCTR1_SOURCE signal
  description (table), 4-5
  signal summary (table), 4-7
PFI4/GPCTR1_GATE signal
  description (table), 4-5
  signal summary (table), 4-8
PFI5/UPDATE signal
  description (table), 4-6
  signal summary (table), 4-8
PFI6/WFTRIG signal
  description (table), 4-6
  signal summary (table), 4-8
PFI7/STARTSCAN signal
  description (table), 4-6
  signal summary (table), 4-8
PFI8/GPCTR0_SOURCE signal
  description (table), 4-6
  signal summary (table), 4-8
PFI9/GPCTR0_GATE signal
  description (table), 4-6
  signal summary (table), 4-8
PFIs (programmable function inputs)
  common questions, C-4 to C-5
  signal routing, 3-8 to 3-9
timing connections, 4-31 to 4-32
PGIA (programmable gain instrumentation amplifier)
  analog input modes, 4-9 to 4-11
differential connections
ground-referenced signal sources
  (figure), 4-14
nonreferenced or floating signal sources, 4-15 to 4-16
single-ended connections
floating signal sources (figure), 4-18
ground-referenced signal sources (figure), 4-19
physical specifications
PCI and PXI buses, A-9 to A-10
PCMCIA bus, A-18
pin assignments
  6023E/6024E (figure), 4-2
  6025E (figure), 4-3
Port C pin assignments
description, 4-23
signal assignments (table), 4-23
posttriggered acquisition (figure), 4-32
power connections, 4-30
power requirement specifications
PCI and PXI buses, A-9
PCMCIA bus, A-17
power-up state, digital I/O, 4-24 to 4-25
PPI (Programmable Peripheral Interface)
  6025E only, 4-22 to 4-23
  changing DIO power-up state to pulled low, 4-24 to 4-25
digital I/O connections block diagram (figure), 4-22
  mode 1 input timing (figure), 4-27
  mode 1 output timing (figure), 4-28
  mode 2 bidirectional timing (figure), 4-29
Port C pin assignments, 4-23
power-up state, 4-24 to 4-25
signal names used in diagrams (table), 4-25 to 4-26
timing specifications, 4-25 to 4-29
pretriggered acquisition (figure), 4-33
programmable function inputs (PFIs). See PFIs (programmable function inputs).
programmable gain instrumentation amplifier. See PGIA (programmable gain instrumentation amplifier).
Programmable Peripheral Interface (PPI). See PPI (Programmable Peripheral Interface).
PXI products, using with CompactPCI, 1-2

Q
questions and answers, C-1 to C-5
  analog input and output, C-2 to C-3
  general information, C-1
  installation and configuration, C-2
  timing and digital I/O, C-3 to C-5

R
RD* signal
description (table), 4-26
  mode 1 input timing (figure), 4-27
  mode 2 bidirectional timing (figure), 4-29
referred single-ended input (RSE). See RSE (referenced single-ended) mode.
requirements for getting started, 1-2 to 1-3
RSE (referenced single-ended) mode
  configuration, 4-9 to 4-10
  description (table), 3-3
  recommended configuration (figure), 4-12
  single-ended connections for floating signal sources, 4-18
RTSI clocks, 3-9
RTSI trigger lines
  overview, 3-9
  signal connection
  PCI devices (figure), 3-10
  PXI devices (figure), 3-11
  PXI E series devices (figure), 3-11
  specifications, A-9

S
sampling rate, C-1
SCANCLK signal
  DAQ timing connections, 4-33
  description (table), 4-5
  signal summary (table), 4-7
scanning, multichannel, 3-5 to 3-6
settling time, in multichannel scanning, 3-6
signal connections
  analog input, 4-8 to 4-19
    common-mode signal rejection considerations, 4-19
    differential connection considerations, 4-13 to 4-16
    input modes, 4-9 to 4-11
    single-ended connection considerations, 4-17 to 4-19
    summary of input connections (table), 4-12
types of signal sources, 4-8 to 4-9
Index

analog output, 4-19 to 4-20
digital I/O, 4-20 to 4-22
field wiring considerations, 4-49
I/O connectors, 4-1 to 4-8
  exceeding maximum ratings
    (warning), 4-1
  I/O connector details (table), 4-1
  I/O connector signal descriptions
    (table), 4-4 to 4-6
  I/O signal summary (table),
    4-7 to 4-8
  pin assignments (figure), 4-2 to 4-3
I/O connectors, optional, B-2 to B-6
  50-pin E Series connector pin
    assignments (figure), B-5
  50-pin extended digital input
    connector pin assignments
    (figure), B-6
  68-pin E Series connector pin
    assignments (figure), B-3
  68-pin extended digital input
    connector pin assignments
    (figure), B-4
power connections, 4-30
Programmable Peripheral Interface
  6025E only, 4-22 to 4-23
  mode 1 input timing (figure), 4-27
  mode 1 output timing (figure), 4-28
  mode 2 bidirectional timing
    (figure), 4-29
  Port C pin assignments, 4-23
  power-up state, 4-24 to 4-25
  signal names used in diagrams
    (table), 4-25 to 4-26
  timing specifications, 4-25 to 4-29
  timing connections, 4-30 to 4-49
  DAQ timing connections,
    4-32 to 4-40
  general-purpose timing signal
    connections, 4-43 to 4-49
  programmable function input
    connections, 4-31 to 4-32
  waveform generation timing
    connections, 4-40 to 4-43
signal sources, 4-8 to 4-9
  floating signal sources, 4-9
  ground-referenced signal sources, 4-9
single-ended connections, 4-17 to 4-19
  floating signal sources (RSE
    configuration), 4-18
  grounded signal sources (NRSE
    configuration), 4-18 to 4-19
  when to use, 4-17
SISOURCE signal, 4-40
software installation, 2-1
software programming choices, 1-3 to 1-5
  LabVIEW and LabWindows/CVI,
    1-3 to 1-4
  Measurement Studio software, 1-3 to 1-4
  National Instruments application
    software, 1-3 to 1-4
  NI-DAQ driver software, 1-4 to 1-5
  VirtualBench, 1-4
specifications
  PCI and PXI buses
    analog input, A-1 to A-4
    analog output, A-4 to A-6
    calibration, A-9
  digital I/O, A-7 to A-8
  operating environment, A-10
  physical, A-9 to A-10
  power requirement, A-9
  storage environment, A-10
  timing I/O, A-8
  triggers, A-9
PCMCIA bus, A-11 to A-18
  analog input, A-11 to A-14
  analog output, A-14 to A-16
  calibration, A-17
  digital I/O, A-16
  environment, A-18
physical, A-18
power requirements, A-17
timing I/O, A-16 to A-17
triggers, A-17
STARTSCAN signal, 4-36 to 4-38
STB* signal
description (table), 4-25
mode 1 input timing (figure), 4-27
mode 2 bidirectional timing (figure), 4-29
storage environment specifications, PCI and PXI buses, A-10
system integration, by National Instruments, D-1

T
technical support resources, D-1
timing connections, 4-30 to 4-49
DAQ timing connections, 4-32 to 4-40
AIGATE signal, 4-39
CONVERT* signal, 4-38 to 4-39
EXTSTROBE* signal, 4-33 to 4-34
SCANCLK signal, 4-33
SISOURCE signal, 4-40
STARTSCAN signal, 4-36 to 4-38
TRIG1 signal, 4-34 to 4-35
TRIG2 signal, 4-35 to 4-36
typical posttriggered acquisition (figure), 4-32
typical pretriggered acquisition (figure), 4-33
general-purpose timing signal connections, 4-43 to 4-49
FREQ_OUT signal, 4-49
GPCTR0_GATE signal, 4-44 to 4-45
GPCTR0_OUT signal, 4-45
GPCTR0_SOURCE signal, 4-43 to 4-44
GPCTR0_UP_DOWN signal, 4-45
GPCTR1_GATE signal, 4-46 to 4-47
GPCTR1_OUT signal, 4-47
GPCTR1_SOURCE signal, 4-46
GPCTR1_UP_DOWN signal, 4-47 to 4-49
overview, 4-30
programmable function input connections, 4-31 to 4-32
timing I/O connections (figure), 4-31
waveform generation timing connections, 4-40 to 4-43
UISOURCE signal, 4-42 to 4-43
UPDATE* signal, 4-41 to 4-42
WFTRIG signal, 4-40 to 4-41
timing I/O
common questions, C-3 to C-5
specifications
PCI and PXI buses, A-8
PCMCIA bus, A-16 to A-17
timing signal routing, 3-7 to 3-11
CONVERT* signal routing (figure), 3-8
device and RTSI clocks, 3-9
programmable function inputs, 3-8 to 3-9
RTSI triggers, 3-9 to 3-11
timing specifications, 4-25 to 4-29
mode 1 input timing (figure), 4-27
mode 1 output timing (figure), 4-28
mode 2 bidirectional timing (figure), 4-29
signal names used in diagrams (table), 4-25 to 4-26
TRIG1 signal, 4-34 to 4-35
TRIG2 signal, 4-35 to 4-36
trigger specifications
PCI and PXI buses
digital trigger, A-9
RTSI trigger, A-9
PCMCIA bus, A-17
digital trigger, A-17
triggers, RTSI. See RTSI trigger lines.
Index

U
UISOURCE signal, 4-42 to 4-43
unpacking 6023E/6024E/6025E, 2-1
UPDATE* signal, 4-41 to 4-42

V
VCC signal (table), 4-7
VirtualBench software, 1-4
voltage output specifications
  PCI and PXI buses, A-6
  PCMCIA bus, A-15

W
waveform generation, questions
  about, C-2 to C-3
waveform generation timing
  connections, 4-40 to 4-43
    UISOURCE signal, 4-42 to 4-43
    UPDATE* signal, 4-41 to 4-42
    WFTRIG signal, 4-40 to 4-41
Web support from National Instruments, D-1
WFTRIG signal, 4-40 to 4-41
Worldwide technical support, D-2
WR* signal
  description (table), 4-26
  mode 1 output timing (figure), 4-28
  mode 2 bidirectional timing (figure), 4-29