


96502
 Latest version 100
 11/17/05 QMΘ
 See attached waveforms

FET drive waveform



200Ω (x4)
 ±
 each FET


Home: TDS 3044B TEK3044 (192.168.0.60)

Pixel
Clock
5.175 MHz

10V
Square wave

Integral
Ramp

Reset
Pulse



Δ: 0.00 V
 @: 400mV
 Δ: 68.0ns
 @: 36.8ns

Ch1 Freq
 5.175MHz
 Low signal
 amplitude

~~Ch1 Ampl~~
 200mV


~~Ch1 PK~~
 2.17V

Ch4 Freq
 1.784GHz
 Low
 resolution

Ch1	5.00 V	Ch2	500mV Ω	M	40.0ns	A	Ch1	2.20 V
Ch3	5.00 V	Ch4	10.0 V					
					41.60 %			


17 Nov 2005
 15:32:45

Changes: Each FET Gate has 200Ω To ground.
 8.6 Ω Resistor in series with each Cap.




~~0.15mA~~

$$\frac{1.7V}{10k}$$




50-80ns Delay
 (20-50ns) (100ns to ~60-100ns)
 Reset width
 10ns to 50ns

D driver




changes: R15, 18, 61, 62 100Ω
 C17, 18 43pF removed
 Q1 2N4403 (See Revised Driver)
 Q2, 3, 4, 5 2N7000


PHYSICS ELECTRONIC SHOP	
Title	4 Channel Integrator
Size	Document Number
B	P030114-01
Date	Friday August 27, 2004
Sheet	1 of 3




PHYSICS ELECTRONICS SHOP	
Title: 4 Channel Integrator	
Size B	Document Number: P030114-S1
Date: Friday, August 27, 2004	Sheet: 2 of 3





PHYSICS ELECTRONICS SAOP	
Title: 4 Channel Integrator	
Size B	Document Number: PD 00114-S1
Date: Friday August 27, 2004	Sheet: 3 of 3






CH1 INTEGRATION TIME


1.25 uS
1.75 uS
2.3 uS
2.7 uS
5.1 uS
12.1 uS
23 uS
47 uS





Page: 10 of 10 Revised: 02/14/2006 PHY-DF-F040326-S1 (PES 060125)		PHYSICS ELECTRONICS SHOP	
Title: 4 Channel Integrator			
Size: B	Document Number: PHY-DF-F040326-S1 (PES 060125)	Rev: 3	
Date: Tuesday, February 14, 2006	Sheet: 1	of: 4	



PHYSICS ELECTRONICS SHOP	
Title: 4 Channel Integrator	
Size B	Document Number: PHY-DE-F040s26-S1 (PES 060125)
Date: Tuesday, February 14, 2006	Rev 3



<small>Dept. of Physics, MS 8119 University of California, San Diego 2526 Hillman Dr., La Jolla, CA 92093</small>		PHYSICS ELECTRONICS SWDP	
Title 4 Channel Integrator			
Size B	Document Number PHY-DX-F040826-S1 (PES 060125)	Rev 3	
Date Tuesday, February 14, 2006		Sheet 3	of 4






Dept. of Physics, 06 0110 University of California, San Diego 9500 Gilman Dr., La Jolla, Ca. 92093		PHYSICS ELECTRONICS SHOP	
Title PREAMP CIRCUIT			
Size B	Document Number PHY-DK-F040826-S4 (PES 060125)		Rev 3
Date: Thursday, February 16, 2006	Sheet 4	of 4	




PBG5H 490-269167


4 CHANNEL INTEGRATOR
 PHY DK P030114
 UCSD PES REV 3

4 CHANNEL INTEGRATOR
 PHY DK P030114
 UCSD PES REV 3



4 CHANNEL INTEGRATOR
 PHY DK P030114
 UCSD PES REV 3






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

DRILL CHART: TOP to BOTTOM			
ALL UNITS ARE IN MILS			
FIGURE	SIZE	PLATED	QTY
○	22.0	PLATED	53
○	35.0	PLATED	218
▲	40.0	PLATED	46
○	120.0	PLATED	2


1. ALL LAYERS ARE VIEWED FROM COMP SIDE
2. HOLE DIAMETER IS AFTER PLATING
3. TYPE FR4 MATERIAL WITH 1 Oz. COPPER LAYERS
4. FINISHED BOARD THICKNESS 0.062 INCH
5. SILK SCREEN COMP SIDE USING WHITE EPOXY INK
6. FINISH: SOLDER PLATED
7. SOLDER MASK BOTH SIDES WITH LIQUID PHOTO IMAGEABLE MASK COLOR GREEN OVER BARE COPPER
8. EDGE CONNECTOR GOLD PLATED & BEVELED

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON: 3 PL. DECIMALS - 3 PL. DECIMALS - ANGLES - FRACTIONS -	SIGNATURES	DATE	UCSD PHYSICS DEPARTMENT	
			4 CHANNEL INTEGRATOR	
			WITH SELECTABLE GAIN/OFFSET	
			SIZE	FSCM NO
				PHY-DK-P030114-51
		SCALE		SHEET 1 OF 1


4 CHANNEL INTEGRATOR
 PHY DK P030114
 UCSD PES REV 3




4 CHANNEL INTEGRATOR
PHY DK P030114
UCSD PES REV 3



4 CHANNEL INTEGRATOR
PHY DK P030114
UCSD PES REV 3



4 CHANNEL INTEGRATOR
PHY DK P030114
UCSD PES REV 3



4 CHANNEL INTEGRATOR
PHY DK P030114
UCSD PES REV 3

