

# OPA404

MILITARY & DIE  
VERSIONS  
AVAILABLE

## Quad High-Speed Precision *Difet*® OPERATIONAL AMPLIFIER

### FEATURES

- WIDE BANDWIDTH: 6.4MHz
- HIGH SLEW RATE: 35V/ $\mu$ s
- LOW OFFSET:  $\pm 750\mu$ V max
- LOW BIAS CURRENT:  $\pm 4$ pA max
- FAST SETTling: 1.5 $\mu$ s to 0.01%
- STANDARD QUAD PINOUT

### DESCRIPTION

The OPA404 is a high performance monolithic *Difet*® (dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.

Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.

Laser trimming of thin-film resistors gives very-low offset and drift—the best available in a quad FET op amp.


The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.

Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

*Difet*® Burr-Brown Corp., BIFET® National Semiconductor Corp.

### APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS



OPA404 Simplified Circuit  
(Each Amplifier)

## SPECIFICATION ELECTRICAL

At  $V_{CC} = \pm 15$ VDC and  $T_A = +25^\circ$ C uni

PARAMETER	
<b>INPUT</b>	
<b>NOISE<sup>(1)</sup></b>	
Voltage: $f_o = 10$ Hz	
$f_o = 100$ Hz	
$f_o = 1$ kHz	
$f_o = 10$ kHz	
$f_o = 10$ Hz to 10kHz	
$f_o = 0.1$ Hz to 10Hz	
Current: $f_o = 0.1$ Hz to 10Hz	
$f_o = 0.1$ Hz to 20kHz	
<b>OFFSET VOLTAGE</b>	
Input Offset Voltage	KP, KU
Average Drift	KP
Supply Rejection	KP, KU
Channel Separation	
<b>BIAS CURRENT</b>	
Input Bias Current	KP, KU
<b>OFFSET CURRENT</b>	
Input Offset Current	KP, KU
<b>IMPEDANCE</b>	
Differential	
Common-Mode	
<b>VOLTAGE RANGE</b>	
Common-Mode Input Range	
Common-Mode Rejection	KP, KU
<b>OPEN-LOOP GAIN, DC</b>	
Open-Loop Voltage Gain	
<b>FREQUENCY RESPONSE</b>	
Gain Bandwidth	
Full Power Response	
Slew Rate	
Setting Time: 0.1%	0.01%
<b>RATED OUTPUT</b>	
Voltage Output	
Current Output	
Output Resistance	
Load Capacitance Stability	
Short Circuit Current	
<b>POWER SUPPLY</b>	
Rated Voltage	
Voltage Range,	
Derated Performance	
Current, Quiescent	
<b>TEMPERATURE RANGE</b>	
Specification	
KP, KU	
Operating	
KP, KU	
Storage	
$\theta$ Junction-Ambient	
KP, KU	

\*Specification same as OPA404A  
NOTES: (1) Noise testing availat

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA404AG, KP, KU			OPA404BG			OPA4043G			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
<b>NOISE<sup>(1)</sup></b>											
Voltage: $f_o = 10\text{Hz}$			32			*			*		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$			19			*			*		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$			15			*			*		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$			12			*			*		$\text{nV}/\sqrt{\text{Hz}}$
$f_s = 10\text{Hz to } 10\text{kHz}$			1.4			*			*		$\mu\text{V, rms}$
$f_s = 0.1\text{Hz to } 10\text{Hz}$			0.95			*			*		$\mu\text{V, p-p}$
Current: $f_s = 0.1\text{Hz to } 10\text{Hz}$			12			*			*		$\text{fA, p-p}$
$f_o = 0.1\text{Hz to } 20\text{kHz}$			0.6			*			*		$\text{fA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE</b>											
Input Offset Voltage	$V_{CM} = 0\text{VDC}$		$\pm 260$	$\pm 1\text{mV}$		*	$\pm 750$		*	*	$\mu\text{V}$
KP, KU			$\pm 750$	$\pm 2.5\text{mV}$		*			*	*	$\mu\text{V}$
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 3$			*			*	*	$\mu\text{V}/^\circ\text{C}$
KP			$\pm 5$			*			*	*	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$\pm V_{CC} = 12\text{V to } 18\text{V}$	80	100		86	*		*	*	*	dB
KP, KU		76	100			*		*	*	*	dB
Channel Separation	$100\text{Hz, } R_L = 2\text{k}\Omega$		125			*		*	*	*	dB
<b>BIAS CURRENT</b>											
Input Bias Current	$V_{CM} = 0\text{VDC}$		$\pm 1$	$\pm 8$		*	$\pm 4$		*	*	pA
KP, KU			$\pm 1$	$\pm 12$		*			*	*	pA
<b>OFFSET CURRENT</b>											
Input Offset Current	$V_{CM} = 0\text{VDC}$		0.5	8		*	4		*	*	pA
KP, KU			0.5	12		*			*	*	pA
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$			*			*	*	$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$			*			*	*	$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10.5$	$+13, -11$		*	*		*	*	*	V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	88	100		92	*		*	*	*	dB
KP, KU		84	100			*		*	*	*	dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	88	100		92	*		*	*	*	dB
<b>FREQUENCY RESPONSE</b>											
Gain Bandwidth	Gain = 100	4	6.4		5	*		*	*	*	MHz
Full-Power Response	20V p-p, $R_L = 2\text{k}\Omega$		570			*		*	*	*	kHz
Slew Rate	$V_o = \pm 10\text{V, } R_L = 2\text{k}\Omega$	24	35		28	*		*	*	*	V/ $\mu\text{s}$
Settling Time: 0.1%	Gain = -1, $R_L = 2\text{k}\Omega$		0.6			*		*	*	*	$\mu\text{s}$
0.01%	$C_L = 100\text{pF, } 10\text{V step}$		1.5			*		*	*	*	$\mu\text{s}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 11.5$	$+13.2, -13.8$		*	*		*	*	*	V
Current Output	$V_o = \pm 10\text{VDC}$	$\pm 5$	$\pm 10$		*	*		*	*	*	mA
Output Resistance	1MHz, open loop		80			*		*	*	*	$\Omega$
Load Capacitance Stability	Gain = +1		1000			*		*	*	*	pF
Short Circuit Current		$\pm 10$	$\pm 18$	$\pm 20$	*	*		*	*	*	mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			*		*	*	*	VDC
Voltage Range,						*		*	*	*	VDC
Derated Performance		$\pm 5$		$\pm 18$	*	*		*	*	*	VDC
Current, Quiescent	$I_o = 0\text{mADC}$		9	10		*	*	*	*	*	mA
<b>TEMPERATURE RANGE</b>											
Specification	Ambient temp.	-25		+85	*		*	-55		+125	$^\circ\text{C}$
KP, KU		0		+70	*		*				$^\circ\text{C}$
Operating	Ambient temp.	-55		+125	*		*	*		*	$^\circ\text{C}$
KP, KU		-25		+85	*		*				$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	*		*	*		*	$^\circ\text{C}$
# Junction-Ambient			100			*	*	*		*	$^\circ\text{C}/\text{W}$
KP, KU			120/100			*	*	*		*	$^\circ\text{C}/\text{W}$

\*Specification same as OPA404AG.

NOTES: (1) Noise testing available—inquire.

*#15.15  
1ml  
Key*

2 OPERATIONAL AMPLIFIERS OPA404


### ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15VDC$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA404AG, KP, KU			OPA404BG			OPA404SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range KP, KU	Ambient temp.	-25 0		+85 +70	*		*	-55		+125	°C °C
<b>INPUT</b>											
<b>OFFSET VOLTAGE</b> Input Offset Voltage KP, KU	$V_{CM} = 0VDC$		$\pm 450$ $\pm 1$	2mV $\pm 3.5$		*	$\pm 1.5mV$		$\pm 550$	$\pm 2.5mV$	$\mu V$ mV
Average Drift KP, KU			$\pm 3$ $\pm 5$			*			*		$\mu V/°C$ $\mu V/°C$
Supply Rejection		75	96		80	*		70	93		dB
<b>BIAS CURRENT</b> Input Bias Current	$V_{CM} = 0VDC$		$\pm 32$ $\pm 200$			*	$\pm 100$		$\pm 500$	$\pm 5nA$	pA
<b>OFFSET CURRENT</b> Input Offset Current	$V_{CM} = 0VDC$		17	100		*	50		260	2.5nA	pA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection KP, KU	$V_{IN} = \pm 10VDC$	$\pm 10.2$ 82 80	+12.7, -10.6 99 99		*	*		$\pm 10$ 80	+12.6, -10.5 88		V dB dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	82	94		86	*		80	88		dB
<b>RATED OUTPUT</b>											
Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 10VDC$ $V_O = 0VDC$	$\pm 11.5$ $\pm 5$ $\pm 5$	+12.9, -13.8 $\pm 9$ $\pm 12$		*	*	*	$\pm 11$ * $\pm 8$	+12.7, -13.8 $\pm 8$ $\pm 10$		V, mA mA
<b>POWER SUPPLY</b>											
Current, Quiescent	$I_O = 0mADC$		9.3	10.5		*	*		9.4	11	mA

\*Specification same as OPA404AG.

### ORDERING INFORMATION




### ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18VDC$
Internal Power Dissipation <sup>(1)</sup>	1000mW
Differential Input Voltage <sup>(2)</sup>	$\pm 36VDC$
Input Voltage Range <sup>(2)</sup>	$\pm 18VDC$
Storage Temperature Range	P, U = -40/+85°C, G = -65/+150°C
Operating Temperature Range	P, U = -25/+85°C, G = -55/+125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+175°C


#### NOTES:

- Packages must be derated based on  $\theta_{JC} = 30^\circ C/W$  or  $\theta_{JA} = 120^\circ C/W$ .
- For supply voltages less than  $\pm 18VDC$  the absolute maximum input voltage is equal to  $18V > V_{IN} > -V_{CC} - 8V$ . See Figure 2.
- Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .


### MECHANICAL



### PIN CONFIGURATION






### MECHANICAL



### TYPICAL PERFORM

$T_A = +25^\circ C$ ,  $V_{CC} = \pm 15VDC$  unless




Cindy Cox  
(201) 386-6233

\$3.54 → \$3.61

**MECHANICAL**

**"G" Package**




NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
C	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	— 10°		— 10°	
N	.009	.080	0.23	1.52

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

**"P" Package**






NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.700	.800	17.78	20.32
A <sub>1</sub>	.685	.785	17.40	19.94
B	.230	.290	5.85	7.38
B <sub>1</sub>	.200	.250	5.09	6.36
C	.120	.200	3.05	5.09
D	.015	.023	0.38	0.59
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.050	.100	1.27	2.54
J	.008	.015	0.20	0.38
K	.070	.150	1.78	3.82
L	.300 BASIC		7.62 BASIC	
M	0°	15°	0°	15°
N	.010	.030	0.25	0.76
P	.025	.050	0.64	1.27




Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

**TYPICAL PERFORMANCE CURVES**

T<sub>A</sub> = +25°C, V<sub>CC</sub> = ±15VDC unless otherwise noted.



**CONNECTION DIAGRAM**







OPA404

2

OPERATIONAL AMPLIFIERS









# TYPICAL PERFORMANCE CURVES [CONT]

T<sub>A</sub> = +25°C, V<sub>CC</sub> = ±15VDC unless otherwise noted.











# TYPICAL

T<sub>A</sub> = +25°C, V<sub>CC</sub> = ±1



# TYPICAL PERFORMANCE CURVES [CONT]

$T_x = +25^\circ\text{C}$ ;  $V_{cc} = \pm 15\text{VDC}$  unless otherwise noted



OPA404

2

OPERATIONAL AMPLIFIERS

## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET® amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET® amplifiers, the *Difet*® OPA404 requires input current limiting resistors only if its input voltage can exceed  $-8V$ . A  $10k\Omega$  series resistor will limit the input current to a safe value with up to  $\pm 15V$  input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).




FIGURE 2. Input Current vs Input Voltage with  $\pm V_{CC}$  Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation

of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

### GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).




FIGURE 3. Connection of Input Guard.

### HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.

To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.

If necessary, DIP packages and PC board assemblies can be cleaned with Freon TF®, baked for 30 minutes at  $85^{\circ}C$ , rinsed with de-ionized water, and baked again for 30 minutes at  $85^{\circ}C$ . Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

### BIAS CURRENT COMMON-MOD

The input bias current of operational amplifiers (Figure 4). High causes leakage and. Due to its cascode




FIGURE 4. Input Bias Current (pA) vs Input Voltage (V).




FIGURE 6. Low Input Bias Current.




FIGURE 7. V

**BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE**

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias




FIGURE 4. Input Bias Current Versus Common-Mode Voltage.

current of the OPA404 is not compromised by common-mode voltage.

**APPLICATIONS CIRCUITS**

Figures 5 through 11 are circuit diagrams of various applications for the OPA404.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. Low-Droop Positive Peak Detector.




FIGURE 7. Voltage-Controlled Microamp Current Source.






FIGURE 8. Sensitive Photodiode Amplifier.




FIGURE 10. 8-P




FIGURE 11. Wid




FIGURE 9. FET Instrumentation Amplifier with Shield Driver.




FIGURE 10. 8-Pole 10Hz Low-Pass Filter.




FIGURE 11. Wide-Band Amplifier

OPA404

2

OPERATIONAL AMPLIFIERS