

r Denominator



Real-Time Analog Computational Unit (ACU)

AD538

FEATURES

 $V_{OUT} = V_Y \left(\frac{V_Z}{V_X}\right)^m$ Transfer Function Wide Dynamic Range (Denominator) -1000:1 Simultaneous Multiplication and Division Resistor-Programmable Powers & Roots No External Trims Required Low Input Offsets <100 μV Low Error ±0.25% of Reading (100:1 Range)

+2 V and +10 V On-Chip References

Monolithic Construction

APPLICATIONS


One- or Two-Quadrant Mult/Div Log Ratio Computation Squaring/Square Rooting Trigonometric Function Approximations Linearization Via Curve Fitting **Precision AGC Power Functions**

PRODUCT DESCRIPTION

The AD538 is a monolithic real-time computational circuit which provides precision analog multiplication, division and exponentiation. The combination of low input and output offset voltages and excellent linearity results in accurate computation over an unusually wide input dynamic range. Laser wafer trimming makes multiplication and division with errors as low as 0.25% of reading possible, while typical output offsets of 100 μ V or less add to the overall off-the-shelf performance level. Real-time analog signal processing is further enhanced by the device's 400 kHz bandwidth.

The AD538's overall transfer function is $V_O = V_Y (V_Z/V_X)^m$. Programming a particular function is via pin strapping. No external components are required for one-quadrant (positive input) multiplication and division. Two-quadrant (bipolar numerator) division is possible with the use of external level shifting and scaling resistors. The desired scale factor for both multiplication and division can be set using the on-chip +2 V or +10 V references, or controlled externally to provide simultaneous multiplication and division. Exponentiation with an m value from 0.2 to 5 can be implemented with the addition of one or two external resistors.

AD538 FUNCTIONAL BLOCK DIAGRAM



Direct log ratio computation is possible by utilizing only the log ratio and output sections of the chip. Access to the multiple summing junctions adds further to the AD538's flexibility. Finally, a wide power supply range of ± 4.5 V to ± 18 V allows operation from standard ± 5 V, ± 12 V and ± 15 V supplies.

The AD538 is available in two accuracy grades (A and B) over the industrial (-25°C to +85°C) temperature range and one grade (S) over the military (-55°C to +125°C) temperature range. The device is packaged in an 18-pin TO-118 hermetic side-brazed ceramic DIP. A-grade chips are also available.

PRODUCT HIGHLIGHTS

- 1. Real-time analog multiplication, division and exponentiation.
- 2. High accuracy analog division with a wide input dynamic range.
- 3. On-chip +2 V or +10 V scaling reference voltages.
- 4. Both voltage and current (summing) input modes.
- 5. Monolithic construction with lower cost and higher reliability than hybrid and modular circuits.

SPECIFICATIONS ($v_s = \pm 15 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$ unless otherwise specified)

		AD538A	AD538BD			AD538SD				
Parameters	Conditions	Min Typ	Max	Min	Тур	Max	Min	Тур	Max	Units
MULTIPLIER/DIVIDER PERFORMANCE Nominal Transfer Function										. '' "
	$10 \text{ V} \geq \text{V}_{\text{X}}, \text{V}_{\text{Y}}, \text{V}_{\text{Z}} \geq 0$	$V_O = V_Y$	$\left(\frac{v_z}{v_x}\right)^2$	ı	$V_O = V_Y$	$\left(\frac{v_z}{v_x}\right)^*$	ν	$V_O = V_Y$	$\left(\frac{v_z}{v_x}\right)^{-1}$	
	$400 \ \mu\text{A} \ge I_X, I_Y, I_Z \ge 0$	$V_O = 25 k\Omega \times$	$\left(I_{Y}\left(\frac{I_{Z}}{I_{X}}\right)^{-}\right)$	<i>V</i> _O =	25 kΩ ×	$I_Y \left(\frac{I_Z}{I_X}\right)^m$	V _O =	25 kΩ ×	$I_Y \left(\frac{I_Z}{I_X}\right)^-$	
Total Error Terms 100:1 Input Range ¹	$\begin{array}{l} 100 \text{ mV} \leq V_{X} \leq 10 \text{ V} \\ 100 \text{ mV} \leq V_{Y} \leq 10 \text{ V} \\ 100 \text{ mV} \leq V_{Z} \leq 10 \text{ V} \\ V_{Z} \leq 10 \text{ V}_{X}, \text{ m} = 1.0 \end{array}$	±0.5 ±200	±1 ±500		±0.25 ±100			±0.5 ±200	±1 ±500	% of Reading + μV
	$T_A = T_{min}$ to T_{max}	±1 ±450	±2 ±750		±0.5 ±350	±1 ±500		±1.25 ±750	+2.5 ±1000	% of Reading + μV
Wide Dynamic Range ²	$\begin{aligned} &10 \text{ mV} \leq V_X \leq 10 \text{ V} \\ &1 \text{ mV} \leq V_Y \leq 10 \text{ V} \\ &0 \text{ mV} \leq V_Z \leq 10 \text{ V} \\ &V_Z \leq 10 \text{ V}_X, \text{ m} = 1.0 \\ &T_A = T_{min} \text{ to } T_{max} \end{aligned}$	±1 ±200 ±100 ±1 ±1 ±450	±250 ±3 ±750		±0.5 ±100 ±750 ±1 ±350	±1 ±250 ±150 ±2 ±500		±1 ±200 ±200 ±2 ±2 ±750	±2 ±500 ±250 ±4 ±1000	% of Reading + μ V + μ V × (V _Y + V _Z)/V _X % of Reading + μ V +
Exponent (m) Range	T _A = T _{min} to T _{max}	±450 0.2	±750 5	0.2	±350	±500 5	0.2	±750	±1000 5	$\mu V \times (V_Y + V_Z)/V_X$
OUTPUT								-		
CHARACTERISTICS Offset Voltage	$V_Y = 0, V_C = -600 \text{ mV}$ $T_A = T_{\text{max}} \text{ to } T_{\text{mex}}$	±200 ±450	±500 ±750		±100 ±350	±250 ±500		± 200 ± 750	±500 ±1000	μV μV
Output Voltage Swing Output Current	$R_L = 2 k\Omega$	-11 5 10	±11	-11 5	10	+11	-11 5	10	+11	V mA
FREQUENCY RESPONSE Slew Rate Small Signal Bandwidth	$100 \text{ mV} \leq 10 \text{ V}_{Y}, \text{ V}_{Z},$ $\text{V}_{X} \leq 10 \text{ V}$	1.4 400			1.4 400			1.4 400		V/µs kHz
VOLTAGE REFERENCE Accuracy Additional Error Output Current Power Supply Rejection	$V_{REF} = 10 \text{ V or 2 V}$ $T_{A} = T_{max} \text{ or } T_{max}$ $V_{REF} = 10 \text{ V to 2 V}$	±25 ±20 1 2.5	±50 ±30	1	±15 ±20 2.5	±25 ±30	1	±25 ±30 2.5	±50 ±50	mV mV mA
+2 V = V_{REF} +10 V = V_{REF}	$\pm 4.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$ $\pm 13 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	300 200	600 500		300 200	600 500		300 200	600 500	μV/V μV/V
POWER SUPPLY Rated Operating Range ³ PSRR	$R_{L} = 2 k\Omega$ $\pm 4.5 V < V_{S} < \pm 18 V$ $V_{X} = V_{Y} = V_{Z} = 1 V$ $V_{OUT} = 1 V$	±15 ±4.5 0.5	±18 0.1	±4.5	±15	±18 0.1	±4.5	±15	±18 0.1	V V %/V
Quiescent Current		4.5	7		4.5	7	L_	4.5	7	mA
TEMPERATURE RANGE Rated Storage		-25 -65	+85 +150	-25 -65		+85 +150	-55 -65		+ 125 + 150	°
PACKAGE OPTIONS ⁴ Ceramic (D-18)		AD538AD		AD538BD			AD538SD AD538SD/883B		883B	
Chips]	AD538A				'''		-		

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES

Over the 100 mV to 10 V operating range total error is the sum of a percent of reading term and an output offset. With this input dynamic range the input offset contribution to total error is negligible compared to the percent of reading error. Thus, it is specified indirectly as a part of the percent of reading error.

The most accurate representation of total error with low level inputs is the summation of a percent of reading term, an output offset and an input offset multiplied by the incremental gain (Vy + Vz)Vx.

When using supplies below = 13 is V the 10 V reference pin must be connected to the 2 V pin in order for the AD538 to operate correctly.

See Section 20 for package outline information.

RE-EXAMINATION OF MULTIPLIER/DIVIDER ACCURACY

Traditionally, the "accuracy" of (actually the errors of) analog multipliers and dividers have been specified in terms of percent of full scale. Thus specified, a 1% multiplier error with a 10~V full-scale output would mean a worst case error of +100~mV at "any" level within its designated output range. While this type of error specification is easy to test, evaluate, and interpret, it can leave the user guessing as to how useful the multiplier actually is at low output levels, those approaching the specified error limit (in this case) 100~mV.

The AD538's error sources do not follow the percent of full-scale approach to specification, thus it more optimally fits the needs of the very wide dynamic range applications for which it is best suited. Rather than as a percent of full scale, the AD538's error as a multiplier or divider for a 100:1 (100 mV to 10 V) input range is specified as the sum of two error components: a percent of reading (ideal output) term plus a fixed output offset. Following this format the AD538AD, operating as a

multiplier or divider with inputs down to 100 mV, has a maximum error of $\pm 1\%$ of reading $\pm 500~\mu V$. Some sample total error calculations for both grades over the 100:1 input range are illustrated in the chart below. This error specification format is a familiar one to designers and users of digital voltmeters where error is specified as a percent of reading \pm a certain number of digits on the meter readout.


For operation as a multiplier or divider over a wider dynamic range (>100:1), the AD538 has a more detailed error specification which is the sum of three components: a percent of reading term, an output offset term and an input offset term for the $V_{\rm Y}/V_{\rm X}$ log ratio section. A sample application of this specification, taken from the chart below, for the AD538AD with $V_{\rm Y}=1$ V, $V_{\rm Z}=100$ mV and $V_{\rm X}=10$ mV would yield a maximum error of $\pm 2.0\%$ of reading $\pm 500~\mu V$ $\pm (1~{\rm V}+100~{\rm mV})/10~{\rm mV} \times 250~\mu V$ or $\pm 2.0\%$ of reading $\pm 500~\mu V$ $\pm 27.5~{\rm mV}.$ This example illustrates that with very low level inputs the AD538's incremental gain $(V_{\rm Y}+V_{\rm Z})/V_{\rm X}$ has increased to make the input offset contribution to error substantial.

AD538 SAMPLE ERROR CALCULATION CHART (Worst Case)


	V _Y Input (in V)	V _z Input (in V)	V _X Input (in V)	Ideal Output (in V)	Total Offset Error Term (in mV)	% of Reading Error Term (in mV)	Total Error Summation (in mV)	Total Error Summation as a % of the Ideal Output
100:1 INPUT RANGE	10	10	10	10	0.5 (AD) 0.25 (BD)	100 (AD) 50 (BD)	100.5 (AD) 50.25 (BD)	1.0 (AD) 0.5 (BD)
Total Error = ±% rdg ±Output Vos	10	0.1	0.1	10	0.5 (AD) 0.25 (BD)	100 (AD) 50 (BD)	100.5 (AD) 50.25 (BD)	1.0 (AD) 0.5 (BD)
	ì	1	1	1	0.5 (AD) 0.25 (BD)	10 (AD) 5 (BD)	10.5 (AD) 5.25 (BD)	1.05 (AD) 0.5 (BD)
	0.1	0.1	0.1	0.1	0.5 (AD) 0.25 (BD)	1 (AD) 0.5 (BD)	1.5 (AD) 0.75 (BD)	1.5 (AD) 0.75 (BD)
WIDE DYNAMIC RANGE	ì	0.10	0.01	10	28 (AD) 16.75 (BD)	200 (AD) 100 (BD)	228 (AD) 116.75 (BD)	2.28 (AD) 1.17 (BD)
Total Error = ±% rdg ±Output Vos	10	0.05	2	0.25	1.76 (AD) 1 (BD)	5 (AD) 2.5 (BD)	6.76 (AD) 3.5 (BD)	2.7 (AD) 1.4 (BD)
$\pm \text{Input V}_{\text{OS}} \times (V_{\text{Y}} + V_{\text{Z}}) V_{\text{X}}$	5	0.01	10.0	5	125.75 (AD) 75.4 (BD)	100 (AD) 50 (BD)	225.75 (AD) 125.4 (BD)	4.52 (AD) 2.51 (BD)
	10	0.01	0.1	1	25.53 (AD) 15.27 (BD)	20 (AD) 10 (BD)	45.53 (AD) 25.27 (BD)	4.55 (AD) 2.53 (BD)

ABSOLUTE MAXIMUM RATINGS	
Supply Voltage	±18 V
Internal Power Dissipation	250 mW
Output Short Circuit-to-Ground	Indefinite
Input Voltages Vx, Vx, Vz	$ (+V_s -1 V), -1 V$
Input Currents Ix, Iv, Iz, Io	1 mA
Operating Temperature Range	−25°C to +85°C
Storage Temperature Range	65℃ to +150℃
Lead Temperature, Storage	60 sec, +300°C
Thermal Resistance	
θ _{JC}	35°C/W
	12000 577


Typical Characteristics




 $(100 \text{ mV} < V_X, \ V_Y, \ V_Z \le 10 \ V)$




Divider Error vs. Temperature $(100 \text{ mV} < V_X, V_Y, V_Z \le 10 \text{ V})$




 V_z Feedthrough vs. Frequency



Small Signal Bandwidth vs. Denominator Voltage (One-Quadrant Mult/Div)



Multiplier Error vs. Temperature $(10 \text{ mV} < V_X, V_Y, V_Z \le 100 \text{ mV})$



Fί ٨s di tic in)


Tì

th


Ť T Αj \mathbf{U}_{i} di

аг of

Divider Error vs. Temperature $(10 \text{ mV} < V_{X}, V_{Y}, V_{Z} \le 100 \text{ mV})$



Vy Feedthrough vs. Frequency



1 kHz Output Noise Spectral Density vs. DC Output Voltage

AD538

Figure 1. Functional Block Diagram

FUNCTIONAL DESCRIPTION

As shown in Figures 1 and 2, the Vz and Vx inputs connect directly to the AD538's input log ratio amplifiers. This subsection provides an output voltage proportional to the natural log of input voltage Vz, minus the natural log of input voltage Vx. The output of the log ratio subsection at B can be expressed by the transfer function:

$$V_B = \frac{kT}{q} \ln \left(\frac{V_Z}{V_X} \right)$$

 $V_B = \frac{kT}{q} \ln \left(\frac{V_Z}{V_X} \right)$ (where k = 1.3806 × 10⁻²³ J/K, q = 1.60219 × 10⁻¹⁹ C, T is in Kelvins)

The log ratio configuration may be used alone, if correctly temperature compensated and scaled to the desired output level (see Applications section).

Under normal operation, the log-ratio output will be connected directly to a second functional block at input C, the antilog subsection. This section performs the antilog according to the transfer function:

$$V_O = V_Y e^{\left(V_C \frac{q}{kT}\right)}$$

As with the log-ratio circuit included in the AD538, the user may use the antilog subsection by itself. When both subsections are combined, the output at B is tied to C, the transfer function of the AD538 computational unit is:

$$V_{O} = V_{Y} e^{\left[\left(\frac{kT}{q}\right)\left(\frac{q}{kT}\right) \ln\left(\frac{V_{Z}}{V_{X}}\right)\right]}; V_{B} = V_{C}$$

which reduces to:

$$V_O = V_Y \left(\frac{V_Z}{V_X} \right)$$

Finally, by increasing the gain or attenuating the output of the log ratio subsection via resistor programming, it is possible to raise the quantity V_Z/V_X to the mth power. Without external

programming, m is unity. Thus the overall AD538 transfer function equals:

$$V_O = V_Y \left(\frac{V_Z}{V_X}\right)^m$$

where 0.2 < m < 5

When the AD538 is used as an analog divider, the Vy input can be used to multiply the ratio V_z/V_x by a convenient scale factor. The actual multiplication by the Vy input signal is accomplished by adding the log of the Vy input signal to the signal at C which is already in the log domain.

STABILITY PRECAUTIONS

At higher frequencies, the multi-staged signal path of the AD538, as illustrated in Figure 2, can result in large phase shifts. If a condition of high incremental gain exists along that path (e.g., $V_O = V_Y \times V_Z/V_X = 10 \text{ V} \times 10 \text{ mV/10 mV} = 10 \text{ V}$ so that $\Delta V_0 / \Delta V_X = 1000$), then small amounts of capacitive feedback from V_0 to the current inputs I_z or I_X can result in instability. Appropriate care should be exercised in board layout to prevent capacitive feedback mechanisms under these conditions.




Figure 2. Model Circuit

USING THE VOLTAGE REFERENCES

A stable bandgap voltage reference for scaling is included in the AD538. It is laser-trimmed to provide a selectable voltage output of +10 V buffered (Pin 4), +2 V unbuffered (Pin 5) or any voltages between +2 V and +10.2 V buffered as shown in Figure 3. The output impedance at Pin 5 is approximately 5 k Ω . Note that any loading of this pin will produce an error in the +10 V reference voltage. External loads on the +2 V output should be greater than 500 k Ω to maintain errors less than 1%.




Figure 3. +2 V to +10.2 V Adjustable Reference

ANALOG MULTIPLIERS/DIVIDERS 6-27

In situations not requiring both reference levels, the ± 2 V output can be converted to a buffered output by tying Pins 4 and 5 together. If both references are required simultaneously, the ± 10 V output should be used directly and the ± 2 V output should be externally buffered.

ONE-QUADRANT MULTIPLICATION/DIVISION

Figure 4 shows how the AD538 may be easily configured as a precision one-quadrant multiplier/divider. The transfer function $V_{\rm OUT} = V_{\rm Y} (V_{\rm Z}/V_{\rm X})$ allows "three" independent input variables, a calculation not available with a conventional multiplier. In addition, the 1000:1 (i.e., 10 mV to 10 V) input dynamic range of the AD538 greatly exceeds that of analog multipliers computing one-quadrant multiplication and division.




Figure 4. One-Quadrant Combination Multiplier/Divider

By simply connecting the input $V_{\rm x}$ (Pin 15) to the +10 V reference (Pin 4), and tying the log-ratio output at B to the antilog input at C, the AD538 can be configured as a one-quadrant analog multiplier with 10 volt scaling. If 2 volt scaling is desired, $V_{\rm x}$ can be tied to the +2 V reference.

When the input V_x is tied to the ± 10 V reference terminal, the multiplier transfer function becomes:

$$V_O = V_Y \left(\frac{V_Z}{10 \ V} \right)$$

As a multiplier, this circuit provides a typical bandwidth of 400 kHz with values of $V_{\rm X}$, $V_{\rm Y}$ or $V_{\rm Z}$ varying over a 100:1 range (i.e., 100 mV to 10 V). The maximum error with a 100 mV to 10 V range for the two input variables will typically be +0.5% of reading. Using the optional Z offset trim scheme, as shown in Figure 5, this error can be reduced to +0.25% of reading.

By using the +10 V reference as the V_Y input, the circuit of Figure 4 is configured as a one-quadrant divider with a fixed scale factor. As with the one-quadrant multiplier, the inputs accept only single (positive) polarity signals. The output of the one-quadrant divider with a +10 V scale factor is:

$$V_O = 10 \ V \left(\frac{V_Z}{V_X}\right)$$

The typical bandwidth of this circuit is 370 kHz with 1 V to 10 V denominator input levels. At lower amplitudes, the bandwidth gradually decreases to approximately 200 kHz at the 2 mV input level.

TWO-QUADRANT DIVISION

The two-quadrant linear divider circuit illustrated in Figure 5 uses the same basic connections as the one-quadrant version. However, in this circuit the numerator has been offset in the positive direction by adding the denominator input voltage to it. The offsetting scheme changes the divider's transfer function from:

$$V_O = 10 \ V \left(\frac{V_Z}{V_X}\right)$$

to:

$$V_{\rm O} = 10 \ V \frac{(V_Z + AV_X)}{V_X} = 10 \ V \left(1A + \frac{V_Z}{V_X} \right)$$

= 10 A + 10 V $\left(\frac{V_Z}{V_X} \right)$; where $A = \frac{35}{25} \frac{k\Omega}{k\Omega}$

As long as the magnitude of the denominator input is equal to or greater than the magnitude of the numerator input, the circuit will accept bipolar numerator voltages. However, under the conditions of a 0 V numerator input, the output would incorrectly equal +14 V. The offset can be removed by connecting the +10 V reference through resistors R1 and R2 to the output section's summing node I at Pin 9 thus providing a gain of 1.4 at the center of the trimming potentiometer. The pot R2 adjusts out or corrects this offset, leaving the desired transfer function of 10 V (V_z/V_x).

The l doma

the I'd

4.321 slight

ANA

Often

a por

rooti

inclu

over over

powe

Fig




Figure 5. Two-Quadrant Division with 10 V Scaling

LOG RATIO OPERATION

Figure 6 shows the AD538 configured for computing the log of the ratio of two input voltages (or currents). The output signal from B is connected to the summing junction of the output amplifier via two series resistors. The 90.9 Ω metal film resistor effectively degrades the temperature coefficient of the ± 3500 ppm/°C resistor to produce a 1.09 k Ω +3300 ppm/°C equivalent value. In this configuration, the V_Y input must be tied to some voltage less than zero (-1.2 V in this case) removing this input from the transfer function.

The 5 k Ω potentiometer controls the circuit's scale factor adjustment providing a +1 V per decade adjustment. The output offset potentiometer should be set to provide a zero output with $V_X = V_Z = 1$ V. The input V_O adjustment should be set for an output of 3 V with $V_Z = 1$ mV and $V_X = 1$ V.

sion. 1 the •ge to it. ∵tion

al to cirfer the corting utput f 1.4 djusts ion of

ATOR



of al

ıstif-

an




Figure 6. Log Ratio Circuit

The log ratio circuit shown achieves $\pm 0.5\%$ accuracy in the log domain for input voltages within three decades of input range: 10 mV to 10 V. This error is not defined as a percent of full-scale output, but as a percent of input. For example, using a 1 V/decade scale factor, a 1% error in the positive direction at the INPUT of the log ratio amplifier translates into a 4.3 mV deviation from the ideal OUTPUT (i.e., 1 V \times log₁₀ (1.01) = 4.3214 mV). An input error 1% in the negative direction is slightly different, giving an output deviation of 4.3648 mV.

ANALOG COMPUTATION OF POWERS AND ROO'S

Often it is necessary to raise the quotient of two input signals to a power or take a root. This could be squaring, cubing, square-rooting or exponentiation to some noninteger power. Examples include power series generation. With the AD538, only one or two external resistors are required to set ANY desired power, over the range of 0.2 to 5. Raising the basic quantity V_Z/V_X to a power greater than one requires that the gain of the AD538's log ratio subtractor be increased, via an external resistor between




Figure 7. Basic Configurations and Transfer Functions for the AD538

pins A and D. Similarly, a voltage divider which attenuates the log ratio output between points B and C will program the power to a value less than one.

SQUARE ROOT OPERATION

The explicit square root circuit of Figure 8 illustrates a precise method for performing a real time square root computation. For added flexibility and accuracy, this circuit has a scale factor adjustment.

The actual square rooting operation is performed in this circuit by raising the quantity V_z/V_x to the 1/2 power via the resistor divider network consisting of resistors R_B and R_C . For maximum linearity, the two resistors should be 1% (or better) ratiomatched metal film types.




Figure 8. Square Root Circuit

One volt scaling is achieved by dividing-down the 2 V reference and applying approximately 1 V to both the V_Y and V_X inputs. In this circuit, the V_X input is intentionally set low, to about 0.95 V, so that the V_Y input can be adjusted high, permitting a $\pm 5\%$ scale factor trim. Using this trim scheme, the output voltage will be within ± 3 mV $\pm 0.2\%$ of the ideal value over a 10 V to 1 mV input range (80 dB). For a decreased input dynamic range of 10 mV to 10 V (60 dB) the error is even less; here the output will be within ± 2 mV $\pm 0.2\%$ of the ideal value. The bandwidth of the AD538 square root circuit is approximately 280 kHz with a 1 V p-p sine wave with a ± 2 V dc offset.

This basic circuit may also be used to compute the cube, fourth or fifth roots of an input waveform. All that is required for a given root is that the correct ratio of resistors, $R_{\rm C}$ and $R_{\rm B}$, be selected such that their sum is between 150 Ω and 200 Ω .

The optional absolute value circuit shown preceding the AD538 allows the use of bipolar input voltages. Only one op amp is required for the absolute value function because the I_z input of the AD538 functions as a summing junction. If it is necessary to preserve the sign of the input voltage, the polarity of the op amp output may be sensed and used after the computation to switch the sign bit of a D.V.M. chip.

TRANSDUCER LINEARIZATION

Many electronic transducers used in scientific, commercial or industrial equipment monitor the physical properties of a device and/or its environment. Sensing (and perhaps compensating for) changes in pressure, temperature, moisture or other physical phenomenon can be an expensive undertaking, particularly where high accuracy and very low nonlinearity are important. In conventional analog systems accuracy may be easily increased by offset and scale factor trims, however, nonlinearity is usually the absolute limitation of the sensing device.

With the ability to easily program a complex analog function, the AD538 can effectively compensate for the nonlinearities of an inexpensive transducer. The AD538 can be connected between the transducer preamplifier output and the next stage of monitoring or transmitting circuitry. The recommended procedure for linearizing a particular transducer is first to find the closest function which best approximates the nonlinearity of the device and then, to select the appropriate exponent resistor value(s).

ARC-TANGENT APPROXIMATION

The circuit of Figure 9 is typical of those AD538 applications where the quantity $V_{\rm Z}/V_{\rm X}$ is raised to powers greater than one. In an approximate arc-tangent function, the AD538 will accurately compute the angle that is defined by X and Y displacements represented by input voltages $V_{\rm X}$ and $V_{\rm Z}$. With accuracy to within one degree (for input voltages between 100 μV and 10 volts), the AD538 arc-tangent circuit is more precise than conventional analog circuits and is faster than most digital techniques. For a direct arc-tangent computation that requires fewer external components refer to the AD639 data sheet. The circuit shown is set up for the transfer function:

$$V_{\theta} = (V_{\theta ref} - V_{\theta}) \left[\frac{(V_Z)}{(V_X)} \right]^{1.21}$$

where:

$$\theta = Tan^{-1} \left(\frac{Z}{X} \right)$$

The $(V_{eref}-V_e)$ function is implemented in this circuit by adding together the output, V_e , and an externally applied reference voltage, V_{eref} , via an external AD547 op amp. The 1 μF capacitor connected around the AD547's 100 k Ω feedback resistor frequency compensates the loop (formed by the amplifier between V_e and V_Y).




Figure 9. The Arc-Tangent Function

The V_B/V_A quantity is calculated in the same manner as in the one-quadrant divider circuit, except that the resulting quotient is raised to the 1.21 power. Resistor R_A (nominally 931 Ω) sets the power or m factor.

For the highest arc-tangent accuracy the external resistors R1 and R2 should be ratio matched, however, the offset trim scheme shown in other circuits is not required since nonlinearity effects are the predominant source of error. Also note, that instability will occur as the output approaches 90° because, by definition, the arc-tangent function is infinite and therefore, the AD538's gain will be extremely high.