



ONS
 A₁ and A₂ inputs of the second tier

Channel Expansion
 programming complexity, two-
 offers the added advantages over
 on of reduced OFF channel current
 Offset), better CMR, and a more
 on if a channel should fail in the ON
 should a channel fail ON in the single-
 data cannot be taken from any
 ly one channel group is failed (8 or
 d configuration.



ansion up to 256 Channels
 16 Two-Tiered Expansion.

BURR-BROWN®



MPC800

High Speed CMOS ANALOG MULTIPLEXER

FEATURES

- **HIGH SPEED**
 100nsec access time
 800nsec settling to 0.01%
 250nsec settling to 0.1%
- **USER-PROGRAMMABLE**
 16-channel single-ended or
 8-channel differential
- **SELECTABLE TTL or CMOS COMPATIBILITY**
- **WILL NOT SHORT SIGNAL SOURCES**
 Break-before-make switching
- **SELF-CONTAINED WITH INTERNAL CHANNEL ADDRESS DECODER**
- **28-PIN HERMETIC DUAL-IN-LINE PACKAGE**


DESCRIPTION

The MPC800 is a high speed multiplexer that is user-programmable for 16-channel single-ended operation or 8-channel differential operation and for TTL or CMOS compatibility.

The MPC800 features a self-contained binary address decoder. It also has an enable line which allows the user to inhibit the entire multiplexer thereby facilitating channel expansion by adding additional multiplexers.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, low ON resistance, high OFF resistance, low feedthrough capacitance, and fast settling time.

Two models are available, the MPC800KG for operation from 0°C to +75°C and the MPC800SG for operation from -55°C to +125°C.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-463

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^\circ\text{C}$ and $\pm V_{CC} = 15\text{V}$, unless otherwise noted.

MODEL	MPC800KG, MPC800SG			UNITS
	MIN	TYP	MAX	
INPUT				
ANALOG INPUT				
Voltage Range	-15		+15	V
Maximum Overvoltage	$-V_{CC} - 2$		$+V_{CC} + 2$	V
Number of Input Channels				
Differential	8			
Single-Ended	16			
Reference Voltage Range ⁽¹⁾	6		10	V
ON Characteristics⁽²⁾				
ON Resistance (R_{ON}) at $+25^\circ\text{C}$		620	750	Ω
Over Temperature Range		700	1000	Ω
RON Drift vs Temperature		See Typical Performance Curves		
RON Mismatch		< 10		Ω
ON Channel Leakage		0.04		nA
Over Temperature Range		0.8	100	nA
ON Channel Leakage Drift				
		See Typical Performance Curves		
OFF Characteristics				
OFF Isolation		90		dB
OFF Channel Input Leakage		0.01		nA
Over Temperature Range		0.38	50	nA
OFF Channel Input Leakage Drift		See Typical Performance Curves		
OFF Channel Output Leakage		0.035		nA
Over Temperature Range		0.48	100	nA
OFF Channel Output Leakage Drift		See Typical Performance Curves		
Output Leakage - All channels disabled ⁽³⁾		0.02		nA
Output Leakage with Overvoltage				
+16V Input		< 0.35		mA
-16V Input		< 0.65		mA
DIGITAL INPUTS				
Over Temperature Range				
TTL ⁽⁴⁾			0.8	V
Logic "0" (V_{AL})				V
Logic "1" (V_{AH})	2.4			V
I_{AH}		0.05	1	μA
I_{AL}		4	25	μA
TTL Input Overvoltage	-6		6	V
CMOS				
Logic "0" (V_{AL})			0.3V _{REF}	V
Logic "1" (V_{AH})	0.7 V _{REF}			V
CMOS Input Overvoltage	-2		$+V_{CC} + 2$	V
Address A ₃ Overvoltage	$-V_{CC} - 2$		$+V_{CC} + 2$	V
Digital Input Capacitance		5		pF
Channel Select⁽⁵⁾				
Single-Ended		4-bit binary code one of 16		
Differential		3-bit binary code one of 8		
Enable		Logic "0" inhibits all channels		
POWER REQUIREMENTS				
Over Temperature Range				
Rated Supply Voltage		± 15		V
Maximum Voltage Between Supply Pins			33	V
Total Power Dissipation		525		mW
Allowable Total Power Dissipation ⁽⁶⁾			1200	mW
Supply Drain ($+25^\circ\text{C}$)				
At 1MHz Switching Speed		+35, -39		mA
At 100kHz Switching Speed		+25, -29		mA
DYNAMIC CHARACTERISTICS				
Gain Error		< 0.0003		%
Cross Talk ⁽⁷⁾		See Typical Performance Curves		
T_{OPEN} (Break before make delay)		20		nsec
Access Time at $+25^\circ\text{C}$				
Over Temperature Range		100	150	nsec
Settling Time ⁽⁸⁾				
to 0.1% (20mV)		250		nsec
to 0.01% (2mV)		800		nsec
Common-Mode Rejection (Differential)				
DC		> 125		dB
60Hz		> 75		dB
Channel Input Capacitance, $C_{s(off)}$		2.5		pF
Channel Output Capacitance, $C_o(off)$		18		pF
Input to Output Capacitance, $C_{OS(off)}$		0.02		pF

MECHANICAL

Pin numbers shown for reference only. Numbers may not be marked on package.

NOTE: Leads in true position within $\pm 0.1^\circ$. (1.25mm)R @ MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.360	1.475	34.54	37.47
B	.500	.550	12.70	13.97
C	--	.220	--	5.59
D	.015	.021	0.38	0.53
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.030	.095	0.76	2.41
J	.007	.013	0.18	0.33
K	.100	--	2.54	--
L	.600 BASIC		15.24 BASIC	
M	--	15 $^\circ$	--	15 $^\circ$
N	.020	.090	0.51	2.29



PIN CONFIGURATION

TOP VIEW


+V _{CC}	1	28	OUT A
OUT B	2	27	-V _{CC}
NC	3	26	IN 8/8A
IN16/8B	4	25	IN7/7A
IN15/7B	5	24	IN6/6A
IN14/6B	6	23	IN5/5A
IN13/5B	7	22	IN4/4A
IN12/4B	8	21	IN3/3A
IN11/3B	9	20	IN2/2A
IN10/2B	10	19	IN1/1A
IN9/1B	11	18	ENABLE
GND	12	17	A ₀
V _{REF}	13	16	A ₁
A ₃	14	15	A ₂

MPC800K	
MIN	
0	
-65	
-55	
-65	


CROSS TALK VS SIGNAL FREQUENCY



ICAL



Denotes Pin 1
Pin numbers shown for reference only. Numbers may not be marked on package.



INCHES		MILLIMETERS	
MIN	MAX	MIN	MAX
1.360	1.475	34.54	37.47
.800	.550	12.70	13.97
.220	--	5.59	--
.021	0.38	0.53	9.65
.070	0.76	1.78	19.30
.100 BASIC	2.54 BASIC	--	--
.030	.095	0.76	2.41
.007	.013	0.18	0.33
.100	--	2.54	--
.800 BASIC	15.24 BASIC	--	--
--	15°	--	15°
.020	.090	0.51	2.29

DURATION






TOP VIEW

1	28	OUT A
2	27	-V _{CC}
3	26	IN 8/8A
4	25	IN7/7A
5	24	IN6/6A
6	23	IN5/5A
7	22	IN4/4A
8	21	IN3/3A
9	20	IN2/2A
10	19	IN1/1A
11	18	ENABLE
12	17	A ₀
13	16	A ₁
14	15	A ₂

MODEL	MPC800KG, MPC800SG			UNITS
PARAMETER	MIN	TYP	MAX	
TEMPERATURE				
MPC800KG				
Specification	0		+75	°C
Storage	-65		+150	°C
MPC800SG				
Specification	-55		+125	°C
Storage	-65		+150	°C

- NOTES:
- Reference voltage controls noise immunity, normally left open for TTL compatibility and connected to V_{DD} for CMOS compatibility.
 - V_{IN} = ±10V, I_{OUT} = 100μA.
 - Single-ended mode.
 - Logic levels specified for V_{REF} (pin 13) open.
 - For single-ended operation, connect output A (pin 28) to output B (pin 2) and use A₃ (pin 14) as an address line. For differential operation connect A₃ to -V_{CC}.
 - Derate 8mW/°C above T_A = +75°C.
 - 10V, p-p, sine wave on all unused channels. See Typical Performance Curves.
 - For 20V step input to ON channel, into 1kΩ load.

TYPICAL PERFORMANCE CURVES



DISCUSSION OF PERFORMANCE

STATIC TRANSFER ACCURACY

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance (R_{ON}), the load impedance, the source impedance, the load bias current, and the multiplexer leakage current.

Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error
- Multiplexer ON resistance error
- DC offset error caused by both load bias current and multiplexer leakage current.

RESISTIVE LOADING ERRORS

The source and load impedances will determine the ON resistance loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^6\Omega$ or greater will keep resistive loading errors to 0.002% or less for 1000 Ω source impedances. A $10^6\Omega$ load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000 Ω source resistance will present less than 0.002% loading error and 10k Ω source resistance will increase source loading error 0.02% with a $10^6\Omega$ load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1):

Source and Multiplexer Resistive Loading Error

$$\epsilon (R_s + R_{ON}) = \frac{R_s + R_{ON}}{R_s + R_{ON} + R_L} \times 100\%$$

where $R_s = R_{source}$
 $R_L = \text{Load Resistance}$
 $R_{ON} = \text{Multiplexer ON resistance}$




FIGURE 1. MPC800 Static Accuracy Equivalent Circuit (Single-ended Operation).

Input Offset Voltage

Bias and leakage currents generate an input Offset voltage as a result of the I_B drop across the multiplexer

ON resistance and source resistance. A load bias current of 10nA, a leakage current of 1nA, and an ON resistance of 700 Ω will generate an offset voltage of 19 μ V if a 1000 Ω source is used, and 118 μ V if a 10k Ω source is used. In general, for the MPC800 the Offset voltage at the output is determined by:

$$V_{OFFSET} = (I_B + I_L)(R_{ON} + R_{SOURCE}) \text{ where}$$

I_B = Bias current of device multiplexer is driving
 I_L = Multiplexer leakage current
 R_{ON} = Multiplexer ON resistance
 R_{SOURCE} = Source resistance

Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low level signals with full scale ranges of 10mV to 100mV.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications.




FIGURE 2. MPC800 Static Accuracy Equivalent Circuit (Differential Operation).

Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than 50mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be $10^{10}\Omega$ or higher.


source resistance. A load bias current of I_{nA} , and an ON resistance in offset voltage of $19\mu V$ if a 1000Ω $18\mu V$ if a $10k\Omega$ source is used. In 100 the Offset voltage at the output

$I_n(R_{ON} + R_{SOURCE})$ where of device multiplexer is driving leakage current ON resistance

Static Accuracy in a differential multiplexer are especially when it is used for multiplexers with full scale ranges of $10mV$ to

of the multiplexer, source and important part in determining the multiplexer. The source impedance, common-mode impedance, load bias differential impedance mismatch, impedance of the load all contribute. The multiplexer ON resistance mismatch and ON resistance differential errors.

The effects of these errors can be the general guidelines described by low level multiplexing



Static Accuracy Equivalent Circuit Operation).

Characteristics bias current. Generally, FETs be used for low level signals low bias current bipolar inputs for signal ranges higher than matching will determine the

Common-mode rejection (CMR) can be the combined CMR of the load. System CMR will be less than the lower CMR figure. Differential and common-mode

Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC800 is used for multiplexing high level signals of $1V$ to $10V$ full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low level signal applications

SETTLING TIME

Settling time is the time required for the multiplexer to reach and maintain an output within a specified error band of its final value in response to a step input. The settling time of the MPC800 is primarily due to the channel capacitance and a combination of resistances which include the source and load resistances.

If the parallel combination of the source and load resistance times the total channel capacitance is kept small, then the settling time is primarily affected by internal RC's. For the MPC800 the internal capacitance




FIGURE 3. Settling Time Effects (Single-ended).




FIGURE 4. Settling and Common-Mode Effects (Differential).

is approximately $20pF$ differential or $40pF$ single-ended. With external capacitance neglected, the time constant of source resistance in parallel with load resistance and the internal capacitance should be kept less than $40nsec$. This means the source resistance should be kept to less than $2k\Omega$ (assume high load resistance) to maintain fast settling times.

ACCESS TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a $10V$ signal change between channels.

CROSSTALK

Crosstalk is the amount of signal feedthrough from the 7 differential or 15 single-ended OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance, and junction capacitances in series with the R_{ON} and R_{SOURCE} impedances of the ON channel. Crosstalk is measured with a $20V$, pk-pk, $1000Hz$ sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

COMMON-MODE REJECTION (DIFFERENTIAL MODE ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. Protection is provided for common-mode signals of $\pm 2V$ above the power supply voltages with no damage to the analog switches.

The CMR of the MPC800 and Burr-Brown's model 3630 Instrumentation Amplifier is $120dB$ at DC to $10Hz$ with a $6dB/octave$ rolloff to $80dB$ at $1000Hz$. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3630 instrumentation amplifier connected for a gain of 1000 and with source unbalance of $10k\Omega$, $1k\Omega$ and no unbalance.

Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch.

- Load impedance mismatch.
- Multiplexer impedance and leakage current mismatch.
- Load and source common-mode impedance.

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

INSTALLATION & OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single-node as illustrated in Figure 5. With the ENABLE line at a logic 1, the channel is selected by the Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to logic 1.

For the best settling time, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.

To preserve common-mode rejection of the MPC800 use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

LOGIC LEVELS

The logic level is user-programmable as either TTL-compatible by leaving the V_{REF} (pin 13) open or CMOS-compatible by connecting the V_{REF} to V_{DD} (CMOS supply voltage).

16-CHANNEL SINGLE-ENDED OPERATION

To use the MPC800 as a 16-channel single-ended multiplexer, output A (pin 28) is connected to output B (pin 2) to form a single output, then all four address lines (A_0 , A_1 , A_2 and A_3) are used to address the correct channel.

The MPC800 can also be used as a dual 8-channel single-ended multiplexer by not connecting output A and B, but then only one channel in one of the multiplexers can be addressed at a time.

8-CHANNEL DIFFERENTIAL OPERATION

To use the MPC800 as an 8-channel differential multiplexer, connect address line A_3 to $-V_{CC}$ then use the

remaining three address lines (A_0 , A_1 and A_2) to address the correct channel. The differential inputs are the pairs of A_1 and B_1 , A_2 and B_2 , etc.

TRUTH TABLES

MPC800 used as 16-channel single-ended multiplexer or 8-channel dual multiplexer.

USE A_3 AS DIGITAL ADDRESS INPUT					"ON" CHANNEL TO	
ENABLE	A_3	A_2	A_1	A_0	OUT A	OUT B
L	X	X	X	X	NONE	NONE
H	L	L	L	L	1A	NONE
H	L	L	L	H	2A	NONE
H	L	L	H	L	3A	NONE
H	L	L	H	H	4A	NONE
H	L	H	L	L	5A	NONE
H	L	H	L	H	6A	NONE
H	L	H	H	L	7A	NONE
H	L	H	H	H	8A	NONE
H	H	L	L	L	NONE	1B
H	H	L	L	H	NONE	2B
H	H	L	H	L	NONE	3B
H	H	L	H	H	NONE	4B
H	H	H	L	L	NONE	5B
H	H	H	L	H	NONE	6B
H	H	H	H	L	NONE	7B
H	H	H	H	H	NONE	8B

For 16-channel single-ended function, tie "out A" to "out B," for dual 8-channel function use the A_3 address pin to select between MUX A and MUX B, where MUX A is selected with A_3 low.

MPC800 used as 8-channel differential multiplexer.

A_3 CONNECT TO $-V_{CC}$				"ON" CHANNEL TO	
ENABLE	A_2	A_1	A_0	OUT A	OUT B
L	X	X	X	NONE	NONE
H	L	L	L	1A	1B
H	L	L	H	2A	2B
H	L	H	L	3A	3B
H	L	H	H	4A	4B
H	H	L	L	5A	5B
H	H	L	H	6A	6B
H	H	H	L	7A	7B
H	H	H	H	8A	8B

CHANNEL EXPANSION

Single-tier Expansion

Up to four MPC800's can be connected to a single node to form a 64-channel single-ended multiplexer or up to eight MPC800's can be connected to two nodes to form a 64-channel differential multiplexer. Programming is accomplished with a six-bit address and a 1 of 4 decoder for 64-channel single-ended expansion (see Figure 5) or an eight-bit address and a 1 of 8 decoder for 64-channel

es (A₀, A₁ and A₂) to address differential inputs are the pairs c.

single-ended multiplexer or

"ON" CHANNEL TO		
A ₀	OUT A	OUT B
X	NONE	NONE
L	1A	NONE
H	2A	NONE
L	3A	NONE
H	4A	NONE
L	5A	NONE
H	6A	NONE
L	7A	NONE
H	8A	NONE
L	NONE	1B
H	NONE	2B
L	NONE	3B
H	NONE	4B
L	NONE	5B
H	NONE	6B
L	NONE	7B
H	NONE	8B

unction, tie "out A" to "out B, for A₃ address pin to select between A is selected with A₃ low.

differential multiplexer.

"ON" CHANNEL TO	
OUT A	OUT B
NONE	NONE
1A	1B
2A	2B
3A	3B
4A	4B
5A	5B
6A	6B
7A	7B
8A	8B

e connected to a single node-ended multiplexer or pp. 10 connected to two nodes to form a multiplexer. Programming address and a 1 of 4 decoder expansion (see Figure 5) or of 8 decoder for 64-channel

differential expansion. The decoder drives the enable inputs of the MPC800, turning on only one multiplexer at a time.

Two-tier Expansion

Up to seventeen MPC800's can be connected in a two-tier structure to form a 256-channel single-ended multiplexer (see Figure 6) or up to nine MPC800's can be connected in a two-tier structure to form a 64-channel differential multiplexer. Programming is accomplished with a 8-bit address.




FIGURE 5. 32- to 64-Channel, Single-tier Expansion.

Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one-channel group is failed (8 or 16) in the multitiered configuration.




FIGURE 6. Channel Expansion up to 256 Channels using 16 x 16 Two-tiered Expansion.